JPS60230714A - マスタ・スレ−ブ・フリツプフロツプ回路 - Google Patents
マスタ・スレ−ブ・フリツプフロツプ回路Info
- Publication number
- JPS60230714A JPS60230714A JP59086611A JP8661184A JPS60230714A JP S60230714 A JPS60230714 A JP S60230714A JP 59086611 A JP59086611 A JP 59086611A JP 8661184 A JP8661184 A JP 8661184A JP S60230714 A JPS60230714 A JP S60230714A
- Authority
- JP
- Japan
- Prior art keywords
- slave
- clock signal
- level
- transistor
- base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59086611A JPS60230714A (ja) | 1984-04-28 | 1984-04-28 | マスタ・スレ−ブ・フリツプフロツプ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59086611A JPS60230714A (ja) | 1984-04-28 | 1984-04-28 | マスタ・スレ−ブ・フリツプフロツプ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60230714A true JPS60230714A (ja) | 1985-11-16 |
| JPH0147049B2 JPH0147049B2 (enExample) | 1989-10-12 |
Family
ID=13891810
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59086611A Granted JPS60230714A (ja) | 1984-04-28 | 1984-04-28 | マスタ・スレ−ブ・フリツプフロツプ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60230714A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4719366A (en) * | 1985-10-11 | 1988-01-12 | Advanced Micro Devices, Inc. | Output state protection network for D-type flip-flop |
| US5485112A (en) * | 1988-12-21 | 1996-01-16 | Texas Instruments Incorporated | Metastable tolerant latach |
-
1984
- 1984-04-28 JP JP59086611A patent/JPS60230714A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4719366A (en) * | 1985-10-11 | 1988-01-12 | Advanced Micro Devices, Inc. | Output state protection network for D-type flip-flop |
| US5485112A (en) * | 1988-12-21 | 1996-01-16 | Texas Instruments Incorporated | Metastable tolerant latach |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0147049B2 (enExample) | 1989-10-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0691431B2 (ja) | フリツプフロツプ回路用クロツク制御回路 | |
| US4906869A (en) | Output circuit having wide range frequency response characteristic | |
| JPH04230121A (ja) | BiCMOS用出力回路 | |
| EP0316884B1 (en) | Schmitt trigger circuit | |
| US3573489A (en) | High speed current-mode logic gate | |
| JPS60230714A (ja) | マスタ・スレ−ブ・フリツプフロツプ回路 | |
| US3427474A (en) | Transient overdrive for diode-transistor-logic circuits | |
| US4435656A (en) | Phase inverter circuit | |
| GB845371A (en) | Improved semi-conductor logic units and networks composed thereof | |
| JPH0720059B2 (ja) | トランジスタ回路 | |
| JPS6175618A (ja) | 相補形BiMIS3ステ−トゲ−ト回路 | |
| JPS6278908A (ja) | Dタイプ・フリツプフロツプ回路 | |
| JP3147955B2 (ja) | 半導体装置 | |
| JPS63169117A (ja) | 電流パルス発生回路 | |
| JP3066645B2 (ja) | 半導体装置 | |
| JPS6111839A (ja) | パワ−オン・イニシヤライズ回路 | |
| JPH0458207B2 (enExample) | ||
| JPS6170814A (ja) | フリツプフロツプ | |
| GB1031769A (en) | Improvements in electronic switching circuits | |
| JPH066623Y2 (ja) | シユミツト回路 | |
| JPH05268032A (ja) | 半導体集積回路装置 | |
| JPH03106220A (ja) | 信号レベル変換のための回路装置 | |
| JPS61173520A (ja) | 論理回路 | |
| US3003070A (en) | Transistor switching circuits including an inverter stage driving an emitter-follower stage | |
| JPH0323712A (ja) | 半導体集積回路 |