JPS60203803A - Inspection of pattern - Google Patents

Inspection of pattern

Info

Publication number
JPS60203803A
JPS60203803A JP3590684A JP3590684A JPS60203803A JP S60203803 A JPS60203803 A JP S60203803A JP 3590684 A JP3590684 A JP 3590684A JP 3590684 A JP3590684 A JP 3590684A JP S60203803 A JPS60203803 A JP S60203803A
Authority
JP
Japan
Prior art keywords
pieces
circuit
land
length
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3590684A
Other languages
Japanese (ja)
Other versions
JPH0426402B2 (en
Inventor
Giichi Kakigi
柿木 義一
Moritoshi Ando
護俊 安藤
Kikuo Mita
三田 喜久夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3590684A priority Critical patent/JPS60203803A/en
Publication of JPS60203803A publication Critical patent/JPS60203803A/en
Publication of JPH0426402B2 publication Critical patent/JPH0426402B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01BMEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS; MEASURING ANGLES; MEASURING AREAS; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS
    • G01B11/00Measuring arrangements characterised by the use of optical techniques
    • G01B11/02Measuring arrangements characterised by the use of optical techniques for measuring length, width or thickness

Abstract

PURPOSE:To enable detection of a defect in a land pattern by contituting length measuring sensors consisting of total eight pieces including three pieces in a vertical direction, three pieces in a horizontal direction and two pieces in a diagonal direction and inspecting the land pattern by the combination of the length values measured by such sensors. CONSTITUTION:This sensor is constituted of total eight pieces of measuring length sensors including three pieces LL', YY', RR' in a vertical direction, three pieces UU', XX', DD' in a horizontal direction and two pieces FF', GG' in a diagonal direction. A circuit 1 corresponding to the specific equation is formed by determining the upper limit value for the size of leads so that the pattern larger than normal lead wires can be detected. Circuits 2, 3 corresponding similarly to the other specific equation to detect the center of lands and another specific equation to measure the length in the directions X, Y are respectively formed and the outputs therefrom are inputted together with the output from the circuit 1 to an AND circuit 4, by which a defect signal is obtd.

Description

【発明の詳細な説明】 発明の技術分野 本発明はプリント板の配線・やターンの検査方法に関し
、%にそのランドツヤターンの検査方法に関するもので
ある。
DETAILED DESCRIPTION OF THE INVENTION Technical Field of the Invention The present invention relates to a method for inspecting wiring and turns on a printed circuit board, and particularly relates to a method for inspecting land gloss and turns.

従来技術と問題点 最近、プリント板の配線パターンを光学的に検知し、そ
れを電気信号に変換し、ショート、断線などの欠陥を検
出する自動検査装置が開発されているが、ランド/4’
ターンの欠陥の検出はできなかった。このためランドツ
ヤターンの欠陥が検出できる検査法の開発が要望されて
いる。
Prior Art and Problems Recently, automatic inspection equipment has been developed that optically detects wiring patterns on printed circuit boards, converts them into electrical signals, and detects defects such as shorts and disconnections.
No defect in the turn could be detected. Therefore, there is a need for the development of an inspection method that can detect defects in land gloss turns.

発明の目的 本発明は上記従来の要請に基いて、プリント板のランド
パターンの欠陥を検出できるパターン検査法を提供する
ことを目的とするものである。
OBJECTS OF THE INVENTION In view of the above-mentioned conventional requirements, an object of the present invention is to provide a pattern inspection method capable of detecting defects in land patterns of printed circuit boards.

発明の構成 そしてこの目的は本発明によれば、プリント板の配線パ
ターンを光学的に検知し、それを電気信号に変換し2値
化し1記憶回路にたくわえた後、その内容を読み出して
検査を行なう装置において、縦方向3本、横方向3本、
斜方向2本の合計8本の測長センサを構成し、それらの
測長値の組み合せによってランドパターンの検査を行な
うことを特徴とする・母ターン検査法を提供することに
よって達成される。
According to the present invention, the wiring pattern on a printed board is optically detected, the electrical signal is converted into a binary signal, the signal is stored in a memory circuit, and the contents are read out and inspected. In the equipment used, three in the vertical direction, three in the horizontal direction,
This is achieved by providing a mother turn inspection method characterized in that a total of eight length measurement sensors, two in diagonal directions, are configured and a land pattern is inspected by a combination of their length measurement values.

発明の実施例 以下、本発明実施例を図面によって詳述する。Examples of the invention Embodiments of the present invention will be described in detail below with reference to the drawings.

第1図は本発明によるパターン検査法に使用する測長セ
ンサを説明するだめの図である。本測長センサは縦方向
にLL’ 、YY’ 、RR’の3本、横方向にUU’
 、XX’ 、DD’の3本、斜方向に:FF’ 、G
G’の2本の合計8本の測長センサによって構成されて
いる。但し本測長センサは直接プリント板の74ターン
を光学的に見るものではなく記憶回路に蓄えられたデー
タを電気的に処理するものである。
FIG. 1 is a diagram for explaining a length measurement sensor used in the pattern inspection method according to the present invention. This length measurement sensor has three sensors LL', YY', and RR' in the vertical direction, and UU' in the horizontal direction.
, XX', DD', diagonally: FF', G
It is composed of a total of eight length measurement sensors, two of which are G'. However, this length measurement sensor does not directly view the 74 turns of the printed board optically, but electrically processes data stored in a memory circuit.

次にこのような測長センサを用いた本発明法を説明する
Next, the method of the present invention using such a length measurement sensor will be explained.

先ずランドの欠陥を決定する検査論理とし、次の3つの
条件を設定する。またランドの測定位置は第2図に示す
First, the following three conditions are set as an inspection logic for determining land defects. The measurement positions of the lands are shown in Figure 2.

条件■ (X+X’ )L ) △(Y+Y’ )L) △(F+F’ >L ) △(G+G’ >L) 但しx十x’とかY十Y’とは測長センサX方向とX′
方向の長さの和、あるいはY方向とY′方向の長さであ
シ、Lはリードの太さの上限値である。
Condition ■ (X+X')L) △(Y+Y')L) △(F+F'>L) △(G+G'>L) However, x0x' and Y0Y' refer to the length measurement sensor X direction and X'
It is the sum of the lengths in the direction, or the lengths in the Y direction and the Y' direction, and L is the upper limit value of the lead thickness.

条件■ (M)X−X’)△(M’−X)△(M)Y−
Y’)△(M−Y’−Y)但しMは中心マージン 条件■ (U+U’<ランド下限) (X+X’<ランド下限)(X+X’:>ランド」」艮
)■(D+D’(ランド下限→(D+D’)ランド上限
)■(L十し’(ラント下限)■(L十し’)ランド上
限)(Y+Y’<ランド下限)V(Y十Y’>ランド上
限)V(R+R’<うy 1r11)■(R+R’)7
 y YJ3M )次に■の条件によって正常なリード
線よシ大きいパターンを検出する。次に■の条件によっ
てランドの中心を検出する。次に■の条件によってX。
Condition■ (M)X-X')△(M'-X)△(M)Y-
Y')△(M-Y'-Y) where M is the center margin condition ■ (U+U'<Land lower limit) (X+X'<Land lower limit) (X+X':>Land'') ■(D+D'(Land lower limit) → (D+D') land upper limit) ■ (L ten' (runt lower limit) ■ (L ten') land upper limit) (Y+Y'< land lower limit) V (Y ten Y'> land upper limit) V (R+R'< Uy 1r11)■(R+R')7
yYJ3M) Next, according to the condition (2), a pattern larger than the normal lead wire is detected. Next, the center of the land is detected according to the condition (■). Next, X according to the condition of ■.

Y方向の測長を行ない、それらが正常な範囲にないとき
は欠陥であると判定する。即ち、欠陥=■△■△■ と
なる。
The length in the Y direction is measured, and if the length is not within the normal range, it is determined that there is a defect. That is, the defect=■△■△■.

ただしU方向はリード線が引き出されるのでこの上限チ
ェックはしない。
However, since the lead wire is pulled out in the U direction, this upper limit check is not performed.

第3図は本実施例の検査論理を実現するための回路構成
を説明するための図であシ、aは回路図、bは回路記号
説明図である。a図において鎖線で囲った回路1は条件
■を、回路2は条件■を、回路3は条件■にそれぞれ対
応する部分である。本回路はこれら3つの回路1,2.
3とこれらの回路からの信号のかのをとるAND回路4
とから構成され、検査したランドに欠陥があるときは最
後のMD回路から欠陥信号が送出されるようになってい
る。
FIG. 3 is a diagram for explaining the circuit configuration for realizing the test logic of this embodiment, in which a is a circuit diagram and b is an explanatory diagram of circuit symbols. In Figure A, circuit 1 surrounded by chain lines corresponds to condition (2), circuit 2 to condition (2), and circuit 3 to condition (2). This circuit consists of these three circuits 1, 2.
3 and an AND circuit 4 that takes the sum of the signals from these circuits.
If there is a defect in the inspected land, a defect signal is sent from the last MD circuit.

次に本発明の他の実施例を説明する。Next, another embodiment of the present invention will be described.

本実施例は前実施例で用いた測長センサ(第1図参照)
を用いる。検査論理は、次の条件から成る。
This example uses the length measurement sensor used in the previous example (see Figure 1).
Use. The inspection logic consists of the following conditions.

条件(υ (X+X’ )L ) △(Y+Y’ )L ) △(F+F’ >L ) △(G+G’ >L ) 条件■ ((X十X′〈5y 旺限)△(X、X”+0
VF))V((Y+Y’(ラン)”下限)A(Y 、Y
’(OVF))但しOVFはオーバーフロー 条件■ ((X+X’〉ランにH畏)△(U十U’>ラ
ン阻俵))■(ac+X>ラン順)△(D+D’)ラン
ト1」艮))−条件■ (Y+Y’)ランド上限) 欠陥=■△(■■■) 本実施例は上の条件を用い、先ず条件■によって正常な
リード線よシ大きいパターンを検出する。
Condition (υ (X+X')L) △(Y+Y')L) △(F+F'>L) △(G+G'>L) Condition■ ((X1X'〈5y limit)△(X,X''+0
VF))V((Y+Y'(run)"lower limit)A(Y,Y
'(OVF)) However, OVF is under the overflow condition■ ((X+X'>H fear for run)△(U1U'>Run block))■(ac+X>Run order)△(D+D')Runt 1'') ) - Condition ■ (Y+Y') Land upper limit) Defect = ■△ (■■■) This embodiment uses the above conditions and first detects a pattern larger than a normal lead wire according to condition (■).

次に条件■によりてX方向あるいはY方向が正常なラン
ドよシ小さい時欠陥とする。但しセンサがオーバフロー
(オールパターン)している時、測長値は実際よυ小さ
くなるので検査を禁止する。
Next, according to condition (2), if the land is smaller in the X direction or the Y direction than the normal land, it is determined to be defective. However, when the sensor overflows (all patterns), the measured length value actually becomes υ smaller, so inspection is prohibited.

次に条件■によって、X方向が2本以上のセンサの測長
値が正常なランドより大きいとき、欠陥とする。2本以
上とするのはリード線がひきだされるためである。次に
条件■によってY方向が正常なランドよシ大きいとき欠
陥とする。
Next, according to condition (2), when the measured length values of two or more sensors in the X direction are larger than normal lands, it is determined to be defective. The reason why there are two or more wires is because the lead wires are drawn out. Next, according to condition (2), if the Y direction is larger than the normal land, it is determined to be defective.

以上より、正常なリード線よシ大きく、且つX方向ある
いはY方向が正常なランドより小さく、又はX方向のセ
ンサの2本以上又はY方向が正常なランドよシ大きいと
きは欠陥と判定する。即ち■△(■■■)となる。
From the above, if the land is larger than a normal lead wire and smaller than a normal land in the X direction or Y direction, or larger than a normal land in two or more sensors in the X direction or in the Y direction, it is determined to be defective. That is, ■△(■■■).

第4図は本実施例の検査論理を実現するだめの回路構成
を説明するための図である。同図において回路記号は前
実施例と同様である。本回路は、鎖線で囲った10〜1
3の部分と、該10〜13の回路の出力を入力とするO
R回路14と、該OR回路の出力と回路10の出力を入
力とする駒回路15とから構成されておシ、回路10は
前記条件のに、回路11は前記条件■に、回路12は前
記条件■に、回路13は前記条件■にそれぞれ対応する
回路であシ、検査したランドに欠陥があるときはAND
回路15から欠陥信号が送出される。なお回路11にお
いてOvはオーバフローのときはパ0”、オーバフロー
しないときは′1″とする。
FIG. 4 is a diagram for explaining the circuit configuration for realizing the test logic of this embodiment. In the figure, circuit symbols are the same as those in the previous embodiment. This circuit consists of 10 to 1 surrounded by chain lines.
3 and the outputs of the circuits 10 to 13 as inputs.
It is composed of an R circuit 14 and a frame circuit 15 which inputs the output of the OR circuit and the output of the circuit 10. The circuit 10 meets the above condition, the circuit 11 meets the above condition The circuit 13 corresponds to the condition (■) and the circuit (13) corresponds to the condition (■), respectively, and if there is a defect in the inspected land, the AND
A defect signal is sent out from the circuit 15. In the circuit 11, Ov is set to 0" when there is an overflow, and is set to '1' when there is no overflow.

発明の効果 以上、詳細に説明したように本発明のノ4ターン検査法
は縦・横方同各3本及び斜方向2本の計8本の測長セン
サを構成し、それらの測長値の組合わせKよってランド
パターンの検査を行なうことにより、従来検査できなか
ったランドの検査が可能になるといった効果大なるもの
である。
Effects of the Invention As explained in detail above, the four-turn inspection method of the present invention comprises a total of eight length measurement sensors, three each in the vertical and horizontal directions, and two in the diagonal direction, and their length measurement values are By inspecting the land pattern using the combination K, it is possible to inspect lands that could not be inspected conventionally, which is a great effect.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明のノやターン検査法に用いる測長センサ
を説明するだめの図、第2図はラントノ4ターンの測長
方法を示す図、第3図は本発明のパターン検査法の検査
論理を実現する回路構成を説明するための図、第4図は
本発明の他の実施例の検査論理を実現する回路構成を説
明するための図である。 図面において、1.2.3はそれぞれ検査論理の条件■
、■、■に対応する回路、4はに0回路、10.11,
12.13#′i他の実施例の検査論理1の条件■■■
■にそれぞれ対応する回路、14はOR回路、15はA
ND回路をそれぞれ示す。 特許出願人 富士通株式会社 特許出願代理人 弁理士 青 木 朗 弁理士西舘和之 弁理士 内 1)幸 男 弁理士 山 口 昭 之 第1図 第2図 (Q) (b) (C) (d) (e) (f)
Figure 1 is a diagram for explaining the length measurement sensor used in the 4-turn inspection method of the present invention, Figure 2 is a diagram showing the length measurement method of 4-turns, and Figure 3 is a diagram showing the pattern inspection method of the present invention. FIG. 4 is a diagram for explaining a circuit configuration for realizing test logic according to another embodiment of the present invention. In the drawing, 1.2.3 are the inspection logic conditions, respectively.
, ■, the circuit corresponding to ■, 4 is the 0 circuit, 10.11,
12.13 #'i Conditions for inspection logic 1 of other embodiments■■■
■The circuit corresponding to each, 14 is an OR circuit, 15 is A
ND circuits are shown respectively. Patent applicant Fujitsu Ltd. Patent agent Akira Aoki Patent attorney Kazuyuki Nishidate Patent attorney 1) Yukio Patent attorney Akiyuki Yamaguchi Figure 1 Figure 2 (Q) (b) (C) (d ) (e) (f)

Claims (1)

【特許請求の範囲】[Claims] 1、 プリント板の配線パターンを光学的に検知し、そ
れを電気信号に変換し2値化して記憶回路にたくわえた
後、その内容を読み出して検査を行う装置において、縦
方向3本、横方向3本、斜方向2本の合計8本の測長セ
ンサを構成し、それらの測長値の組み合せによってラン
ドパターンの検査を行うことを特徴とする・母ターン検
査法。
1. In a device that optically detects the wiring pattern on a printed board, converts it into an electrical signal, converts it into a binary value, stores it in a memory circuit, and then reads out and inspects the contents. A mother turn inspection method characterized in that a total of eight length measurement sensors are constructed, three in the diagonal direction, and a land pattern is inspected based on a combination of their measurement values.
JP3590684A 1984-02-29 1984-02-29 Inspection of pattern Granted JPS60203803A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3590684A JPS60203803A (en) 1984-02-29 1984-02-29 Inspection of pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3590684A JPS60203803A (en) 1984-02-29 1984-02-29 Inspection of pattern

Publications (2)

Publication Number Publication Date
JPS60203803A true JPS60203803A (en) 1985-10-15
JPH0426402B2 JPH0426402B2 (en) 1992-05-07

Family

ID=12455068

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3590684A Granted JPS60203803A (en) 1984-02-29 1984-02-29 Inspection of pattern

Country Status (1)

Country Link
JP (1) JPS60203803A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6256442A (en) * 1985-09-05 1987-03-12 Sumikin Coke Co Ltd Purification of naphthalene

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6256442A (en) * 1985-09-05 1987-03-12 Sumikin Coke Co Ltd Purification of naphthalene

Also Published As

Publication number Publication date
JPH0426402B2 (en) 1992-05-07

Similar Documents

Publication Publication Date Title
US4776022A (en) System for printed circuit board defect detection
JPS60203803A (en) Inspection of pattern
JPH09203765A (en) Substrate inspecting device which includes visual inspection
JPH10170585A (en) Inspection method for circuit board
JPS63196980A (en) Device for inspecting soldering external appearance for printed circuit board
JPS6319811Y2 (en)
JPH05264676A (en) Method and device for detecting fault
JPH02150704A (en) Object inspecting device
JP3207849B2 (en) Connector identification system
JPH0749363A (en) Short circuit detection for chip-on-board substrate
JPH07113850A (en) Semiconductor integrated circuit
JPS54162475A (en) Inspection unit for semiconductor device
JP3168813B2 (en) Semiconductor integrated circuit test equipment
JPS58171830A (en) Sorting of integrated circuit device
JPH01100474A (en) Circuit board inspector
JPS59165183A (en) Pattern recognizing device
JPH0630413A (en) Image binarization circuit
JPS62145851A (en) Semiconductor integrated circuit
JPH0778472B2 (en) Inspection method of mounted printed circuit board
JPS5819227B2 (en) Wiring inspection method
JPS6222077A (en) Measuring instrument for electronic parts
JPH04355378A (en) Confirmation of contact probe
JP2005031036A (en) Semiconductor circuit ac timing test device, and method thereof
JPH1090360A (en) Short/open inspection apparatus for terminals at lsi
JPH0252262A (en) Electric inspecting method for multi-chip package