JPS60189052A - メモリアクセス制御装置 - Google Patents

メモリアクセス制御装置

Info

Publication number
JPS60189052A
JPS60189052A JP4350084A JP4350084A JPS60189052A JP S60189052 A JPS60189052 A JP S60189052A JP 4350084 A JP4350084 A JP 4350084A JP 4350084 A JP4350084 A JP 4350084A JP S60189052 A JPS60189052 A JP S60189052A
Authority
JP
Japan
Prior art keywords
memory
byte
bus
memory access
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4350084A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0120781B2 (enrdf_load_stackoverflow
Inventor
Nobuo Karaki
信雄 唐木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Suwa Seikosha KK
Epson Corp
Original Assignee
Seiko Epson Corp
Suwa Seikosha KK
Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, Suwa Seikosha KK, Epson Corp filed Critical Seiko Epson Corp
Priority to JP4350084A priority Critical patent/JPS60189052A/ja
Publication of JPS60189052A publication Critical patent/JPS60189052A/ja
Publication of JPH0120781B2 publication Critical patent/JPH0120781B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/285—Halt processor DMA
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
JP4350084A 1984-03-07 1984-03-07 メモリアクセス制御装置 Granted JPS60189052A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4350084A JPS60189052A (ja) 1984-03-07 1984-03-07 メモリアクセス制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4350084A JPS60189052A (ja) 1984-03-07 1984-03-07 メモリアクセス制御装置

Publications (2)

Publication Number Publication Date
JPS60189052A true JPS60189052A (ja) 1985-09-26
JPH0120781B2 JPH0120781B2 (enrdf_load_stackoverflow) 1989-04-18

Family

ID=12665432

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4350084A Granted JPS60189052A (ja) 1984-03-07 1984-03-07 メモリアクセス制御装置

Country Status (1)

Country Link
JP (1) JPS60189052A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6298449A (ja) * 1985-09-30 1987-05-07 エイ・ティ・アンド・ティ・コーポレーション デ−タ通信システム
JPS62276655A (ja) * 1986-05-26 1987-12-01 Pfu Ltd Ｄｍａ転送方式

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6298449A (ja) * 1985-09-30 1987-05-07 エイ・ティ・アンド・ティ・コーポレーション デ−タ通信システム
JPS62276655A (ja) * 1986-05-26 1987-12-01 Pfu Ltd Ｄｍａ転送方式

Also Published As

Publication number Publication date
JPH0120781B2 (enrdf_load_stackoverflow) 1989-04-18

Similar Documents

Publication Publication Date Title
JPH0248747A (ja) マイクロプロセツサ
US5146572A (en) Multiple data format interface
JPH0122940B2 (enrdf_load_stackoverflow)
JPH0146946B2 (enrdf_load_stackoverflow)
JPS60189052A (ja) メモリアクセス制御装置
RU2165640C1 (ru) Устройство сопряжения внутрисистемной параллельной магистрали с внешним магистральным параллельным интерфейсом
JPS6143367A (ja) レジスタ制御方式
JPH039453A (ja) データ転送制御装置
US20060004932A1 (en) Multi-directional data transfer using a single DMA channel
JPS6217879Y2 (enrdf_load_stackoverflow)
RU15036U1 (ru) Устройство сопряжения внутрисистемной параллельной магистрали с внешним магистральным параллельным интерфейсом
JPS6145343A (ja) スワツプ制御方式
JPS60124139A (ja) バッファメモリ通信方式
JPS58107936A (ja) 複合バス回路
JPH04107665A (ja) 入出力制御装置
JPS61214047A (ja) メモリデ−タ転送回路
JPH03204755A (ja) データ転送装置
JPH0652516B2 (ja) バス・インターフェース装置
JPH04116750A (ja) Ｄｍａメモリ転送装置
JPH047657A (ja) メモリ間データ転送方式
JPH0512222A (ja) 情報処理装置
JPS59206959A (ja) 記憶装置
JPH02307149A (ja) 直接メモリアクセス制御方式
JPS6047628B2 (ja) 共有記憶装置
JPH0223451A (ja) Ｄｍａ転送方式

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term