JPS60183631A - デ−タ一致判定回路 - Google Patents
デ−タ一致判定回路Info
- Publication number
- JPS60183631A JPS60183631A JP3867284A JP3867284A JPS60183631A JP S60183631 A JPS60183631 A JP S60183631A JP 3867284 A JP3867284 A JP 3867284A JP 3867284 A JP3867284 A JP 3867284A JP S60183631 A JPS60183631 A JP S60183631A
- Authority
- JP
- Japan
- Prior art keywords
- data
- terminal
- field effect
- level
- effect transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005669 field effect Effects 0.000 claims abstract description 39
- 230000000694 effects Effects 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000005685 electric field effect Effects 0.000 description 1
- 238000010304 firing Methods 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3867284A JPS60183631A (ja) | 1984-03-02 | 1984-03-02 | デ−タ一致判定回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3867284A JPS60183631A (ja) | 1984-03-02 | 1984-03-02 | デ−タ一致判定回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60183631A true JPS60183631A (ja) | 1985-09-19 |
| JPH0566772B2 JPH0566772B2 (enrdf_load_stackoverflow) | 1993-09-22 |
Family
ID=12531758
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3867284A Granted JPS60183631A (ja) | 1984-03-02 | 1984-03-02 | デ−タ一致判定回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60183631A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01188932A (ja) * | 1988-01-22 | 1989-07-28 | Sharp Corp | 一致検出回路 |
-
1984
- 1984-03-02 JP JP3867284A patent/JPS60183631A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01188932A (ja) * | 1988-01-22 | 1989-07-28 | Sharp Corp | 一致検出回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0566772B2 (enrdf_load_stackoverflow) | 1993-09-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4433372A (en) | Integrated logic MOS counter circuit | |
| US4749886A (en) | Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate | |
| US5020016A (en) | Circuit for detecting zero result of addition/subtraction by simultaneously processing each pair of corresponding bits of a pair of given numbers in parralel | |
| KR850006089A (ko) | 논리 전가산 기회로 | |
| JPS60183631A (ja) | デ−タ一致判定回路 | |
| KR870009552A (ko) | 논리회로 | |
| US6003059A (en) | Carry select adder using two level selectors | |
| US4451922A (en) | Transmission logic parity circuit | |
| JPS61179616A (ja) | ワイヤ−ド・アンドfet論理ゲ−ト | |
| JPH01279317A (ja) | 多ビットのディジタル閾値比較回路 | |
| US5182472A (en) | Logic circuit with bipolar CMOS configuration | |
| JPS59140725A (ja) | 論理回路 | |
| EP0302764B1 (en) | Circuit for comparing magnitudes of binary signals | |
| KR950009684B1 (ko) | 전가산기 | |
| JP3137629B2 (ja) | 桁上げ‐セーブ算術演算機構に対する加算器セル | |
| KR19980018076A (ko) | 일치 검출 회로 | |
| EP0503671A2 (en) | Full adder | |
| KR950001439Y1 (ko) | R-s 플립플롭 | |
| SU788380A1 (ru) | Устройство реверсировани тока | |
| Pandey et al. | Design and Implementation of 4 Bit Carry Skip Adder Using Nmos and Pmos Transmission Gate | |
| JP2007514365A (ja) | 回路素子 | |
| EP0488363A2 (en) | Binary carry circuitry | |
| US20040159712A1 (en) | 6-To-3 bit carry-save adder | |
| JPS6225326A (ja) | 半加算器 | |
| JPH1098374A (ja) | 3入力エクスクルシーブオアゲート |