JPS60180200A - 部品重なりチエツク処理方式 - Google Patents
部品重なりチエツク処理方式Info
- Publication number
- JPS60180200A JPS60180200A JP59035805A JP3580584A JPS60180200A JP S60180200 A JPS60180200 A JP S60180200A JP 59035805 A JP59035805 A JP 59035805A JP 3580584 A JP3580584 A JP 3580584A JP S60180200 A JPS60180200 A JP S60180200A
- Authority
- JP
- Japan
- Prior art keywords
- information
- board
- overlap
- parts
- check
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Length Measuring Devices With Unspecified Measuring Means (AREA)
- Supply And Installment Of Electrical Components (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59035805A JPS60180200A (ja) | 1984-02-27 | 1984-02-27 | 部品重なりチエツク処理方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59035805A JPS60180200A (ja) | 1984-02-27 | 1984-02-27 | 部品重なりチエツク処理方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60180200A true JPS60180200A (ja) | 1985-09-13 |
| JPH0253824B2 JPH0253824B2 (en:Method) | 1990-11-19 |
Family
ID=12452134
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59035805A Granted JPS60180200A (ja) | 1984-02-27 | 1984-02-27 | 部品重なりチエツク処理方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60180200A (en:Method) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63106502A (ja) * | 1986-10-24 | 1988-05-11 | Hitachi Ltd | 搭載部品検査方法 |
| JPH025499A (ja) * | 1988-06-24 | 1990-01-10 | Hitachi Ltd | 干渉チェック方法 |
| JPH0415759A (ja) * | 1990-05-01 | 1992-01-21 | Pfu Ltd | データ処理装置によるプリント基板の接続データ作成方法 |
| JPH06301744A (ja) * | 1993-04-12 | 1994-10-28 | Nec Corp | 部品間隙チェック装置 |
| US8755558B2 (en) | 2010-03-18 | 2014-06-17 | Panasonic Corporation | Speaker, hearing aid, earphone, and portable terminal device |
-
1984
- 1984-02-27 JP JP59035805A patent/JPS60180200A/ja active Granted
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63106502A (ja) * | 1986-10-24 | 1988-05-11 | Hitachi Ltd | 搭載部品検査方法 |
| JPH025499A (ja) * | 1988-06-24 | 1990-01-10 | Hitachi Ltd | 干渉チェック方法 |
| JPH0415759A (ja) * | 1990-05-01 | 1992-01-21 | Pfu Ltd | データ処理装置によるプリント基板の接続データ作成方法 |
| JPH06301744A (ja) * | 1993-04-12 | 1994-10-28 | Nec Corp | 部品間隙チェック装置 |
| US8755558B2 (en) | 2010-03-18 | 2014-06-17 | Panasonic Corporation | Speaker, hearing aid, earphone, and portable terminal device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0253824B2 (en:Method) | 1990-11-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5793643A (en) | Method for handling variable width wires in a grid-based channel router | |
| JP2536125B2 (ja) | 配置処理方式 | |
| JPS60180200A (ja) | 部品重なりチエツク処理方式 | |
| US6263477B1 (en) | Layout information generating apparatus and method thereof | |
| US7278127B2 (en) | Overlapping shape design rule error prevention | |
| JPH06349947A (ja) | 半導体集積回路装置のマスクパターン設計方法および設計装置 | |
| JP2566788B2 (ja) | プリント板の配線方式 | |
| JPH067387B2 (ja) | 自動レイアウト方法 | |
| JP2646849B2 (ja) | 計算機支援設計装置 | |
| JP2580772B2 (ja) | プリント配線板回路設計規則検証装置 | |
| JP3147055B2 (ja) | 図形の検索方法、図形検索装置及び記録媒体 | |
| JPH02245977A (ja) | プリント基板実装設計用計算機支援装置 | |
| JPS63115273A (ja) | Cadシステム | |
| JPS6046828B2 (ja) | 配置決定装置 | |
| Johnson | PC board layout techniques | |
| JP2653013B2 (ja) | 計算機利用設計システム | |
| Wagner | A multi-technology topology and connectivity checking program for MP2D implemented arrays | |
| JPH0199173A (ja) | 計算機援用設計装置 | |
| JPH04372068A (ja) | 閉図形デ−タ処理方法 | |
| JPS6347882A (ja) | 図形処理装置 | |
| JPH04172566A (ja) | 配線パターンの形状変更方法 | |
| JPS61253583A (ja) | 漸近面の作成方法 | |
| JPS63213076A (ja) | 配線基板設計支援方法 | |
| JPS59100961A (ja) | パリテイチエツク方式 | |
| Farlow | Machine aids to the design of ceramic substrates containing integrated circuit chips |