JPS6017931A - マスタ・スライス方式に於ける基本セル - Google Patents

マスタ・スライス方式に於ける基本セル

Info

Publication number
JPS6017931A
JPS6017931A JP58125289A JP12528983A JPS6017931A JP S6017931 A JPS6017931 A JP S6017931A JP 58125289 A JP58125289 A JP 58125289A JP 12528983 A JP12528983 A JP 12528983A JP S6017931 A JPS6017931 A JP S6017931A
Authority
JP
Japan
Prior art keywords
transistor
channel
transistors
basic cell
cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58125289A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0326548B2 (enrdf_load_stackoverflow
Inventor
Shinji Sato
佐藤　眞司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58125289A priority Critical patent/JPS6017931A/ja
Priority to DE8484304668T priority patent/DE3477312D1/de
Priority to KR1019840003972A priority patent/KR890004568B1/ko
Priority to EP84304668A priority patent/EP0131463B1/en
Publication of JPS6017931A publication Critical patent/JPS6017931A/ja
Priority to US07/008,042 priority patent/US4816887A/en
Publication of JPH0326548B2 publication Critical patent/JPH0326548B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP58125289A 1983-07-09 1983-07-09 マスタ・スライス方式に於ける基本セル Granted JPS6017931A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP58125289A JPS6017931A (ja) 1983-07-09 1983-07-09 マスタ・スライス方式に於ける基本セル
DE8484304668T DE3477312D1 (de) 1983-07-09 1984-07-09 Masterslice semiconductor device
KR1019840003972A KR890004568B1 (ko) 1983-07-09 1984-07-09 마스터슬라이스형 반도체장치
EP84304668A EP0131463B1 (en) 1983-07-09 1984-07-09 Masterslice semiconductor device
US07/008,042 US4816887A (en) 1983-07-09 1987-01-21 CMOS gate array with orthagonal gates

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58125289A JPS6017931A (ja) 1983-07-09 1983-07-09 マスタ・スライス方式に於ける基本セル

Publications (2)

Publication Number Publication Date
JPS6017931A true JPS6017931A (ja) 1985-01-29
JPH0326548B2 JPH0326548B2 (enrdf_load_stackoverflow) 1991-04-11

Family

ID=14906390

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58125289A Granted JPS6017931A (ja) 1983-07-09 1983-07-09 マスタ・スライス方式に於ける基本セル

Country Status (1)

Country Link
JP (1) JPS6017931A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6291296A (ja) * 1985-10-16 1987-04-25 Kao Corp スケ−ル抑制剤
JPH0554089U (ja) * 1991-12-18 1993-07-20 市光工業株式会社 電動格納式ミラー
JPH104184A (ja) * 1996-03-08 1998-01-06 Lsi Logic Corp 高密度ゲートアレイ構造及びその製造方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6291296A (ja) * 1985-10-16 1987-04-25 Kao Corp スケ−ル抑制剤
JPH0554089U (ja) * 1991-12-18 1993-07-20 市光工業株式会社 電動格納式ミラー
JPH104184A (ja) * 1996-03-08 1998-01-06 Lsi Logic Corp 高密度ゲートアレイ構造及びその製造方法

Also Published As

Publication number Publication date
JPH0326548B2 (enrdf_load_stackoverflow) 1991-04-11

Similar Documents

Publication Publication Date Title
JPS6017932A (ja) ゲ−ト・アレイ
KR890003184B1 (ko) 마스터슬라이스 반도체 장치
KR890004568B1 (ko) 마스터슬라이스형 반도체장치
KR19980024418A (ko) 반도체 장치, 반도체 집적 회로 장치, 플립플롭 회로, 배타적 논리합 회로, 멀티플렉서 및 가산기
JPH0527981B2 (enrdf_load_stackoverflow)
JPS6124250A (ja) 半導体集積回路装置
JPS5943548A (ja) 半導体集積回路装置
KR970008363B1 (ko) 트리밍 회로
US6600341B2 (en) Integrated circuit and associated design method using spare gate islands
JPH084111B2 (ja) トリー内部配線の決定方法
JPH0254576A (ja) ゲートアレイ
JPH0480538B2 (enrdf_load_stackoverflow)
JPS6017931A (ja) マスタ・スライス方式に於ける基本セル
KR0134854B1 (ko) 반도체 장치의 설계장치 및 방법
JPH0329187B2 (enrdf_load_stackoverflow)
JPS60254631A (ja) 半導体集積回路
JPH0254670B2 (enrdf_load_stackoverflow)
JP2821063B2 (ja) 半導体集積回路装置
JPH0114704B2 (enrdf_load_stackoverflow)
JPH0454391B2 (enrdf_load_stackoverflow)
JPS6031238A (ja) 半導体集積回路
JPS6047440A (ja) 半導体集積回路
JPS62122419A (ja) プログラマブルロジツクアレイ
JPH0685064A (ja) 半導体集積回路製造装置及び製造方法
JPH0653318A (ja) トランジスタ配置方法