JPS60124747A - 計算機のデバグ制御方式 - Google Patents

計算機のデバグ制御方式

Info

Publication number
JPS60124747A
JPS60124747A JP58233250A JP23325083A JPS60124747A JP S60124747 A JPS60124747 A JP S60124747A JP 58233250 A JP58233250 A JP 58233250A JP 23325083 A JP23325083 A JP 23325083A JP S60124747 A JPS60124747 A JP S60124747A
Authority
JP
Japan
Prior art keywords
debug state
debug
instruction
state
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58233250A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0250494B2 (enrdf_load_stackoverflow
Inventor
Shizuo Shiokawa
塩川　鎮雄
Seijiro Tajima
多嶋　清次郎
Kazuo Oota
和夫 太田
Noriyuki Harada
原田　憲幸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP58233250A priority Critical patent/JPS60124747A/ja
Publication of JPS60124747A publication Critical patent/JPS60124747A/ja
Publication of JPH0250494B2 publication Critical patent/JPH0250494B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP58233250A 1983-12-09 1983-12-09 計算機のデバグ制御方式 Granted JPS60124747A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58233250A JPS60124747A (ja) 1983-12-09 1983-12-09 計算機のデバグ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58233250A JPS60124747A (ja) 1983-12-09 1983-12-09 計算機のデバグ制御方式

Publications (2)

Publication Number Publication Date
JPS60124747A true JPS60124747A (ja) 1985-07-03
JPH0250494B2 JPH0250494B2 (enrdf_load_stackoverflow) 1990-11-02

Family

ID=16952122

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58233250A Granted JPS60124747A (ja) 1983-12-09 1983-12-09 計算機のデバグ制御方式

Country Status (1)

Country Link
JP (1) JPS60124747A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0314025A (ja) * 1989-06-13 1991-01-22 Nec Corp 命令実行制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0314025A (ja) * 1989-06-13 1991-01-22 Nec Corp 命令実行制御方式

Also Published As

Publication number Publication date
JPH0250494B2 (enrdf_load_stackoverflow) 1990-11-02

Similar Documents

Publication Publication Date Title
JP2650675B2 (ja) マルチモードマイクロプロセッサにおいてプログラムを実行する方法及びオペレーティングシステム
US5132971A (en) In-circuit emulator
RU2224280C1 (ru) Механизм обнаружения исключительных ситуаций потери значимости при спекулятивном выполнении операций с плавающей точкой согласно стандарту ииэр
JP2005317023A (ja) データ処理装置のブレークポイント論理ユニット、デバッグ論理、およびブレークポイントの方法
US20100153786A1 (en) Processor, multiprocessor, and debugging method
JP2003508864A (ja) スレッド志向デバッギング
JPH0810437B2 (ja) 仮想計算機システムのゲスト実行制御方式
JPS60124747A (ja) 計算機のデバグ制御方式
JPS5939052B2 (ja) 情報処理装置及び方法
US5813039A (en) Guest execution control system, method and computer process for a virtual machine system
JPH01125633A (ja) マルチプロセッサシステムのデバッグ法
JPH1049401A (ja) プログラムのデバッグ方法
JP2006221606A (ja) データプロセッサ
JPH0282344A (ja) マルチプロセッサシステムにおけるプログラムのデバッギングの方法
JP2875606B2 (ja) 試験装置
JPS59112494A (ja) メモリテスト方式
JP2002366378A (ja) プログラムのデバッグ装置及びデバッグ方法、並びに記憶媒体
JP2686801B2 (ja) マイクロコンピュータのプログラム開発ツール
JP2654105B2 (ja) マイクロプロセッサ
JPS6198455A (ja) デバイスシミユレ−ト方式
JP2001282568A (ja) 不正アクセス検出回路及びそれを有するインサーキットエミュレータ並びに不正アクセス検出方法
JPS63228237A (ja) プログラムデバツグ方式
JPH04337847A (ja) プログラムチェック方法
JPH02239351A (ja) マイクロプロセッサ
JPS60207937A (ja) デ−タ処理装置