JPS60123954A - スタック処理方式 - Google Patents

スタック処理方式

Info

Publication number
JPS60123954A
JPS60123954A JP23086083A JP23086083A JPS60123954A JP S60123954 A JPS60123954 A JP S60123954A JP 23086083 A JP23086083 A JP 23086083A JP 23086083 A JP23086083 A JP 23086083A JP S60123954 A JPS60123954 A JP S60123954A
Authority
JP
Japan
Prior art keywords
attachment
line
data
processing system
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23086083A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0131224B2 (enrdf_load_stackoverflow
Inventor
Katsuichi Hirowatari
広渡　勝一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23086083A priority Critical patent/JPS60123954A/ja
Publication of JPS60123954A publication Critical patent/JPS60123954A/ja
Publication of JPH0131224B2 publication Critical patent/JPH0131224B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP23086083A 1983-12-07 1983-12-07 スタック処理方式 Granted JPS60123954A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23086083A JPS60123954A (ja) 1983-12-07 1983-12-07 スタック処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23086083A JPS60123954A (ja) 1983-12-07 1983-12-07 スタック処理方式

Publications (2)

Publication Number Publication Date
JPS60123954A true JPS60123954A (ja) 1985-07-02
JPH0131224B2 JPH0131224B2 (enrdf_load_stackoverflow) 1989-06-23

Family

ID=16914437

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23086083A Granted JPS60123954A (ja) 1983-12-07 1983-12-07 スタック処理方式

Country Status (1)

Country Link
JP (1) JPS60123954A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4887192A (en) * 1988-11-04 1989-12-12 Fusion Systems Corporation Electrodeless lamp having compound resonant structure
US7795815B2 (en) 2005-11-01 2010-09-14 Seiko Epson Corporation Light source device and projector including light source device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4887192A (en) * 1988-11-04 1989-12-12 Fusion Systems Corporation Electrodeless lamp having compound resonant structure
US7795815B2 (en) 2005-11-01 2010-09-14 Seiko Epson Corporation Light source device and projector including light source device
US7965044B2 (en) 2005-11-01 2011-06-21 Seiko Epson Corporation Light source device and projector including light source device

Also Published As

Publication number Publication date
JPH0131224B2 (enrdf_load_stackoverflow) 1989-06-23

Similar Documents

Publication Publication Date Title
US5301279A (en) Apparatus for conditioning priority arbitration
US5845151A (en) System using descriptor and having hardware state machine coupled to DMA for implementing peripheral device bus mastering via USB controller or IrDA controller
EP0435092B1 (en) Data processing system with direct memory access controller and method for varying communication bus masterchip in response to prioritized interrupt requests
EP0464848B1 (en) Structure for enabling direct memory-to-memory transfer
KR100480605B1 (ko) 네트워크 제어기의 송신부 버퍼 및 수신부 버퍼를제어하는 방법 및 네트워크 제어기
US5933616A (en) Multiple bus system bus arbitration according to type of transaction requested and the availability status of the data buffer between the buses
EP0321775B1 (en) Secure data processing system using commodity devices
JPS60123954A (ja) スタック処理方式
JPH02129746A (ja) 入出力チャネル装置
US20010007114A1 (en) Control apparatus and control method
JPH01125644A (ja) データ転送装置
JPS61123244A (ja) デ−タ通信処理装置
JPS6126164A (ja) デ−タ転送制御方法
JP4862593B2 (ja) データ転送装置及び画像形成装置
JPS6252342B2 (enrdf_load_stackoverflow)
JPH04264652A (ja) Ｄｍａ制御方式
JPH04373054A (ja) ファイル装置制御装置
JPS61131152A (ja) Ｄｍａバツフア制御方式
JPS6162919A (ja) バツフアメモリ制御回路
JPS62187956A (ja) Ｄｍａ制御方式
JPS5920031A (ja) デ−タ転送装置
JPS61210460A (ja) デ−タバツフア優先制御方式
JPS6174045A (ja) マルチプロセツサシステムにおけるチヤネル制御方式
JPH0318144A (ja) Ｌａｎアダプタ
JPS61273659A (ja) デ−タ処理方式