JPS60108941A - メモリインタフエ−ス回路 - Google Patents

メモリインタフエ−ス回路

Info

Publication number
JPS60108941A
JPS60108941A JP21613783A JP21613783A JPS60108941A JP S60108941 A JPS60108941 A JP S60108941A JP 21613783 A JP21613783 A JP 21613783A JP 21613783 A JP21613783 A JP 21613783A JP S60108941 A JPS60108941 A JP S60108941A
Authority
JP
Japan
Prior art keywords
request
memory
stack
data
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP21613783A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0477342B2 (enrdf_load_html_response
Inventor
Akira Ishiyama
明 石山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP21613783A priority Critical patent/JPS60108941A/ja
Publication of JPS60108941A publication Critical patent/JPS60108941A/ja
Publication of JPH0477342B2 publication Critical patent/JPH0477342B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP21613783A 1983-11-18 1983-11-18 メモリインタフエ−ス回路 Granted JPS60108941A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21613783A JPS60108941A (ja) 1983-11-18 1983-11-18 メモリインタフエ−ス回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21613783A JPS60108941A (ja) 1983-11-18 1983-11-18 メモリインタフエ−ス回路

Publications (2)

Publication Number Publication Date
JPS60108941A true JPS60108941A (ja) 1985-06-14
JPH0477342B2 JPH0477342B2 (enrdf_load_html_response) 1992-12-08

Family

ID=16683842

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21613783A Granted JPS60108941A (ja) 1983-11-18 1983-11-18 メモリインタフエ−ス回路

Country Status (1)

Country Link
JP (1) JPS60108941A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPH0477342B2 (enrdf_load_html_response) 1992-12-08

Similar Documents

Publication Publication Date Title
EP0384620A2 (en) High performance memory system
EP0444885B1 (en) A method for controlling a buffer memory for a magnetic disk storage system
US11132311B2 (en) Interface for memory having a cache and multiple independent arrays
US4914575A (en) System for transferring data between an interleaved main memory and an I/O device at high speed
US5127088A (en) Disk control apparatus
JPS6297036A (ja) 計算機システム
US5146572A (en) Multiple data format interface
JPH03189843A (ja) データ処理システムおよび方法
JPS62120574A (ja) ベクトル処理装置
US4737908A (en) Buffer memory control system
JPS60108941A (ja) メモリインタフエ−ス回路
JPH0283736A (ja) バッファ記憶制御装置のｏｓｃ検出方式
JPH01125644A (ja) データ転送装置
EP1067555B1 (en) Memory controller and an information processing apparatus having such a memory controller
CN101002272A (zh) 动态随机存取存储器内的数据寻址
JPS63245745A (ja) バツフア記憶制御装置
JP2531207B2 (ja) チャネル装置
JP2531209B2 (ja) チャネル装置
JPH0831076B2 (ja) 入出力処理装置
JPH0133848B2 (enrdf_load_html_response)
JPS6180447A (ja) 記憶装置のストア制御方式
JPS616746A (ja) 部分書込み制御方式
JPS63187349A (ja) 記憶装置
JPH05120211A (ja) データバス幅制御装置
JPH0652516B2 (ja) バス・インターフェース装置