JPS60101635A - D/aコンバータへのデータ供給方法 - Google Patents
D/aコンバータへのデータ供給方法Info
- Publication number
- JPS60101635A JPS60101635A JP20919983A JP20919983A JPS60101635A JP S60101635 A JPS60101635 A JP S60101635A JP 20919983 A JP20919983 A JP 20919983A JP 20919983 A JP20919983 A JP 20919983A JP S60101635 A JPS60101635 A JP S60101635A
- Authority
- JP
- Japan
- Prior art keywords
- converter
- result
- output
- counter
- microcomputer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Analogue/Digital Conversion (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20919983A JPS60101635A (ja) | 1983-11-09 | 1983-11-09 | D/aコンバータへのデータ供給方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20919983A JPS60101635A (ja) | 1983-11-09 | 1983-11-09 | D/aコンバータへのデータ供給方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60101635A true JPS60101635A (ja) | 1985-06-05 |
JPS6367208B2 JPS6367208B2 (enrdf_load_html_response) | 1988-12-23 |
Family
ID=16568989
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20919983A Granted JPS60101635A (ja) | 1983-11-09 | 1983-11-09 | D/aコンバータへのデータ供給方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60101635A (enrdf_load_html_response) |
-
1983
- 1983-11-09 JP JP20919983A patent/JPS60101635A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6367208B2 (enrdf_load_html_response) | 1988-12-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4670676A (en) | Reset circuit | |
US5684728A (en) | Data processing system having a saturation arithmetic operation function | |
JPH0228830A (ja) | 整数除算回路 | |
JPS60101635A (ja) | D/aコンバータへのデータ供給方法 | |
JPS617903A (ja) | シ−ケンス制御装置 | |
JPS61267858A (ja) | マイクロコンピユ−タ | |
JP2557629B2 (ja) | 割込方式 | |
US4914581A (en) | Method and apparatus for explicitly evaluating conditions in a data processor | |
JP3142071B2 (ja) | ディジタル・デファジィファイヤ回路 | |
JP2826397B2 (ja) | 情報処理装置 | |
JP3210356B2 (ja) | データのゼロ判定装置 | |
JPS6244657B2 (enrdf_load_html_response) | ||
JPH045217B2 (enrdf_load_html_response) | ||
JPH02176849A (ja) | 電子式卓上計算機 | |
JPS60225283A (ja) | ヒストグラム演算回路 | |
JPS6411972B2 (enrdf_load_html_response) | ||
JPS6019018B2 (ja) | デ−タ処理システム | |
JPH0476150B2 (enrdf_load_html_response) | ||
JPH0246266U (enrdf_load_html_response) | ||
JPH0443430A (ja) | スクラッチパッドメモリ読出し制御方式 | |
JPH0762708B2 (ja) | 経過時間表示装置 | |
JPS5929837B2 (ja) | カレンダ−機能付小型電子装置 | |
JPS5922139A (ja) | 演算装置 | |
JPS63175262A (ja) | 周期検出回路 | |
JPS58121432A (ja) | メモリ制御回路 |