JPS60100219A - 非同期信号同期化論理回路 - Google Patents
非同期信号同期化論理回路Info
- Publication number
- JPS60100219A JPS60100219A JP59205796A JP20579684A JPS60100219A JP S60100219 A JPS60100219 A JP S60100219A JP 59205796 A JP59205796 A JP 59205796A JP 20579684 A JP20579684 A JP 20579684A JP S60100219 A JPS60100219 A JP S60100219A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- asynchronous
- circuit
- input
- shift register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005669 field effect Effects 0.000 abstract description 2
- 230000001360 synchronised effect Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 6
- 230000010365 information processing Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000003446 memory effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59205796A JPS60100219A (ja) | 1984-10-01 | 1984-10-01 | 非同期信号同期化論理回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59205796A JPS60100219A (ja) | 1984-10-01 | 1984-10-01 | 非同期信号同期化論理回路 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2620877A Division JPS53110436A (en) | 1977-03-09 | 1977-03-09 | Logic circuit for asynchronous signal synchronization |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60100219A true JPS60100219A (ja) | 1985-06-04 |
JPH0226415B2 JPH0226415B2 (enrdf_load_stackoverflow) | 1990-06-11 |
Family
ID=16512824
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59205796A Granted JPS60100219A (ja) | 1984-10-01 | 1984-10-01 | 非同期信号同期化論理回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60100219A (enrdf_load_stackoverflow) |
-
1984
- 1984-10-01 JP JP59205796A patent/JPS60100219A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0226415B2 (enrdf_load_stackoverflow) | 1990-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20040196732A1 (en) | Multi-stage output multiplexing circuits and methods for double data rate synchronous memory devices | |
CN112397116A (zh) | 与时钟信号同步的信号生成电路及使用其的半导体装置 | |
JPS61263313A (ja) | セレクタ付ラツチ回路 | |
US12374382B2 (en) | Signal sampling circuit and semiconductor memory | |
CN112542188A (zh) | 信号生成电路和使用该信号生成电路的半导体装置 | |
US6255878B1 (en) | Dual path asynchronous delay circuit | |
US4114052A (en) | Presettable dynamic delay flip-flop circuit | |
JPH0199314A (ja) | シンクロナイザ‐フリツプフロツプ回路装置 | |
CN116844605A (zh) | 一种信号采样电路以及半导体存储器 | |
EP0124942B1 (en) | Integrated memory circuit of a series-parallel-series type | |
US4547684A (en) | Clock generator | |
EP0293808B1 (en) | Semiconductor integrated circuit | |
JPS60100219A (ja) | 非同期信号同期化論理回路 | |
CN114003086B (zh) | 一种时钟切换电路、时钟系统、芯片和电子设备 | |
JPH05110391A (ja) | Dフリツプフロツプ回路 | |
JPS6382014A (ja) | 擬似ランダム雑音符号発生回路 | |
JPS61260316A (ja) | モノリシツク集積デジタル回路 | |
US6701423B2 (en) | High speed address sequencer | |
KR20010006850A (ko) | 스큐 포인터 발생 회로 및 방법 | |
JPS63273119A (ja) | パイプライン・プロセッサ並びにクロック・スキュー防止システム及び方法 | |
JPH04233014A (ja) | コンピュータ・システム | |
JP2562995B2 (ja) | データ処理回路の制御方法 | |
KR100853465B1 (ko) | 내부리드신호 생성회로와 이를 포함하는 반도체 메모리장치 | |
KR20010048983A (ko) | 딜레이 락 루프 회로 | |
KR200298537Y1 (ko) | 클럭 발생기 |