JPS5987566A - メモリアクセス検出方式 - Google Patents
メモリアクセス検出方式Info
- Publication number
- JPS5987566A JPS5987566A JP57197495A JP19749582A JPS5987566A JP S5987566 A JPS5987566 A JP S5987566A JP 57197495 A JP57197495 A JP 57197495A JP 19749582 A JP19749582 A JP 19749582A JP S5987566 A JPS5987566 A JP S5987566A
- Authority
- JP
- Japan
- Prior art keywords
- address
- access detection
- memory
- access
- area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Prevention of errors by analysis, debugging or testing of software
- G06F11/362—Debugging of software
- G06F11/3636—Debugging of software by tracing the execution of the program
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57197495A JPS5987566A (ja) | 1982-11-12 | 1982-11-12 | メモリアクセス検出方式 |
| GB08329748A GB2132797B (en) | 1982-11-12 | 1983-11-08 | System for detecting access to storage |
| US06/550,199 US4641277A (en) | 1982-11-12 | 1983-11-09 | System for detecting access to storage |
| DE19833340956 DE3340956A1 (de) | 1982-11-12 | 1983-11-11 | Verfahren und vorrichtung zur erfassung von speicherzugriffen |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57197495A JPS5987566A (ja) | 1982-11-12 | 1982-11-12 | メモリアクセス検出方式 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5987566A true JPS5987566A (ja) | 1984-05-21 |
Family
ID=16375417
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57197495A Pending JPS5987566A (ja) | 1982-11-12 | 1982-11-12 | メモリアクセス検出方式 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4641277A (https=) |
| JP (1) | JPS5987566A (https=) |
| DE (1) | DE3340956A1 (https=) |
| GB (1) | GB2132797B (https=) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0652511B2 (ja) * | 1984-12-14 | 1994-07-06 | 株式会社日立製作所 | 情報処理装置のアドレス変換方式 |
| US5233700A (en) * | 1987-03-03 | 1993-08-03 | Nec Corporation | Address translation device with an address translation buffer loaded with presence bits |
| JP2580587B2 (ja) * | 1987-03-03 | 1997-02-12 | 日本電気株式会社 | アドレス変換バッファ |
| FR2617997A1 (fr) * | 1987-07-07 | 1989-01-13 | Mitsubishi Electric Corp | Micro-ordinateur a memoire programmable, pour le controle du nombre des temps d'ecriture dans la memoire |
| US5265227A (en) * | 1989-11-14 | 1993-11-23 | Intel Corporation | Parallel protection checking in an address translation look-aside buffer |
| DE10340861A1 (de) * | 2003-09-04 | 2005-04-07 | Infineon Technologies Ag | Prozessorschaltung und Verfahren zum Zuordnen eines Logikchips zu einem Speicherchip |
| US7685381B2 (en) * | 2007-03-01 | 2010-03-23 | International Business Machines Corporation | Employing a data structure of readily accessible units of memory to facilitate memory access |
| US7899663B2 (en) | 2007-03-30 | 2011-03-01 | International Business Machines Corporation | Providing memory consistency in an emulated processing environment |
| US8090933B2 (en) * | 2008-02-12 | 2012-01-03 | International Business Machines Corporation | Methods computer program products and systems for unifying program event recording for branches and stores in the same dataflow |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1410631A (en) * | 1972-01-26 | 1975-10-22 | Plessey Co Ltd | Data processing system interrupt arrangements |
| US3815101A (en) * | 1972-11-08 | 1974-06-04 | Sperry Rand Corp | Processor state and storage limits register auto-switch |
| US4048671A (en) * | 1976-06-30 | 1977-09-13 | Ibm Corporation | Address match for data processing system with virtual addressing |
| DE2837241C2 (de) * | 1978-08-25 | 1982-05-06 | Siemens AG, 1000 Berlin und 8000 München | Einrichtung zum Sichern von Daten gegen unberechtigten Zugriff |
| US4430705A (en) * | 1980-05-23 | 1984-02-07 | International Business Machines Corp. | Authorization mechanism for establishing addressability to information in another address space |
-
1982
- 1982-11-12 JP JP57197495A patent/JPS5987566A/ja active Pending
-
1983
- 1983-11-08 GB GB08329748A patent/GB2132797B/en not_active Expired
- 1983-11-09 US US06/550,199 patent/US4641277A/en not_active Expired - Lifetime
- 1983-11-11 DE DE19833340956 patent/DE3340956A1/de active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| DE3340956C2 (https=) | 1987-11-26 |
| DE3340956A1 (de) | 1984-05-24 |
| GB8329748D0 (en) | 1983-12-14 |
| US4641277A (en) | 1987-02-03 |
| GB2132797A (en) | 1984-07-11 |
| GB2132797B (en) | 1986-02-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4483003A (en) | Fast parity checking in cache tag memory | |
| JPS5987566A (ja) | メモリアクセス検出方式 | |
| US5197134A (en) | Pipeline processor for performing write instruction by referring to cache memory search result obtained during idling state of operand reading cycle | |
| JPS6298441A (ja) | 情報処理装置による記憶管理機構 | |
| JP3432734B2 (ja) | Dma制御装置及びdma制御方法 | |
| CN108038064B (zh) | 一种PairBlock擦除出错的处理方法及装置 | |
| JPH0552539B2 (https=) | ||
| GB2037466A (en) | Computer with cache memory | |
| JPH02126340A (ja) | データ処理システム | |
| JPS62501526A (ja) | 変数を含まない関数型言語コードを用いる2進有向グラフとしてストアされたプログラムを評価する縮少プロセッサのためのシステムアロケータ | |
| JPS61283937A (ja) | 命令トレ−ス方式 | |
| JP2669300B2 (ja) | プログラムトレース回路およびプログラムトレース方法 | |
| JPS59158450A (ja) | プログラムテスト装置 | |
| JPH02168332A (ja) | データ処理装置 | |
| JPH0385636A (ja) | 命令先行制御装置 | |
| CN121209939A (zh) | 具有固件版本覆盖机制的电子装置及其固件运作方法 | |
| JPH0248733A (ja) | 情報処理装置 | |
| JPS6175441A (ja) | アドレス履歴記憶装置 | |
| JPS58155587A (ja) | 処理装置 | |
| JPH04175825A (ja) | 分岐履歴テーブルを備えた情報処理装置 | |
| JPS626341A (ja) | 情報処理装置 | |
| JPH03119424A (ja) | 情報処理方式及び装置 | |
| JPH06119248A (ja) | アドレス変換方式 | |
| JPS6252644A (ja) | 命令実行履歴収集装置 | |
| JPS6393043A (ja) | デ−タ処理装置 |