JPS5971554A - デイジタル回路シミユレ−シヨン装置 - Google Patents
デイジタル回路シミユレ−シヨン装置Info
- Publication number
- JPS5971554A JPS5971554A JP57182001A JP18200182A JPS5971554A JP S5971554 A JPS5971554 A JP S5971554A JP 57182001 A JP57182001 A JP 57182001A JP 18200182 A JP18200182 A JP 18200182A JP S5971554 A JPS5971554 A JP S5971554A
- Authority
- JP
- Japan
- Prior art keywords
- data
- input
- execution control
- digital circuit
- control means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57182001A JPS5971554A (ja) | 1982-10-15 | 1982-10-15 | デイジタル回路シミユレ−シヨン装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57182001A JPS5971554A (ja) | 1982-10-15 | 1982-10-15 | デイジタル回路シミユレ−シヨン装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5971554A true JPS5971554A (ja) | 1984-04-23 |
JPS6235700B2 JPS6235700B2 (enrdf_load_stackoverflow) | 1987-08-03 |
Family
ID=16110582
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57182001A Granted JPS5971554A (ja) | 1982-10-15 | 1982-10-15 | デイジタル回路シミユレ−シヨン装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5971554A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63316140A (ja) * | 1987-06-18 | 1988-12-23 | Matsushita Electric Ind Co Ltd | 論理シミュレ−ション装置 |
-
1982
- 1982-10-15 JP JP57182001A patent/JPS5971554A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63316140A (ja) * | 1987-06-18 | 1988-12-23 | Matsushita Electric Ind Co Ltd | 論理シミュレ−ション装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS6235700B2 (enrdf_load_stackoverflow) | 1987-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6063644A (ja) | デイジタル装置の動作のモデリング方法及び装置 | |
JPS60164848A (ja) | モデリング動作の方法 | |
US6832185B1 (en) | Non-synchronous hardware emulator | |
JPH09101975A (ja) | エミュレーションシステム | |
JP2001249824A (ja) | 論理エミュレーションプロセッサおよびそのモジュールユニット | |
US5384275A (en) | Method of manufacturing a semiconductor integrated circuit device, and an electronic circuit device | |
JPS58205870A (ja) | 論理回路シミユレ−シヨン装置 | |
US20050055189A1 (en) | Verification method and system for logic circuit | |
JPS5971554A (ja) | デイジタル回路シミユレ−シヨン装置 | |
JP3212709B2 (ja) | ロジックシミュレーション装置 | |
JPH0520286A (ja) | 画像処理装置 | |
Tan et al. | The design of an asynchronous VHDL synthesizer | |
US11062071B2 (en) | Method for simulating a dynamic system | |
JPH10228491A (ja) | 論理検証装置 | |
JPS60173483A (ja) | 論理回路シミュレーション装置 | |
Prasad | A tutorial on design of datapath and controller of an alu using verilog and verification using open source eda tools | |
Sklyarov et al. | Design of Digital Circuits on the Basis of Hardware Templates. | |
JP2924968B2 (ja) | 時間双方向シミュレーション装置 | |
JPS6237737A (ja) | マイクロプロセツサ回路 | |
JPS5971553A (ja) | デイジタル回路シミユレ−シヨン装置 | |
Hadley | The performance enhancement of a run-time reconfigurable FPGA system through partial reconfiguration | |
JPH02122337A (ja) | アクセラレータ | |
JPH0113129B2 (enrdf_load_stackoverflow) | ||
JPH05266124A (ja) | 論理回路シミュレーション用回路素子ライブラリの作成方法 | |
JP2581214B2 (ja) | 論理シミュレータ |