JPS6235700B2 - - Google Patents

Info

Publication number
JPS6235700B2
JPS6235700B2 JP18200182A JP18200182A JPS6235700B2 JP S6235700 B2 JPS6235700 B2 JP S6235700B2 JP 18200182 A JP18200182 A JP 18200182A JP 18200182 A JP18200182 A JP 18200182A JP S6235700 B2 JPS6235700 B2 JP S6235700B2
Authority
JP
Japan
Prior art keywords
data
input
execution control
history
arithmetic processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP18200182A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5971554A (ja
Inventor
Hironori Terada
Katsuhiko Asada
Hiroaki Nishikawa
Tosha Okamoto
Takeshi Tokura
Masahisa Shimizu
Kazuo Kamimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Panasonic Holdings Corp
Original Assignee
Consejo Superior de Investigaciones Cientificas CSIC
Mitsubishi Electric Corp
Sanyo Denki Co Ltd
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Consejo Superior de Investigaciones Cientificas CSIC, Mitsubishi Electric Corp, Sanyo Denki Co Ltd, Matsushita Electric Industrial Co Ltd filed Critical Consejo Superior de Investigaciones Cientificas CSIC
Priority to JP57182001A priority Critical patent/JPS5971554A/ja
Publication of JPS5971554A publication Critical patent/JPS5971554A/ja
Publication of JPS6235700B2 publication Critical patent/JPS6235700B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • G06F11/261Functional testing by simulating additional hardware, e.g. fault simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
JP57182001A 1982-10-15 1982-10-15 デイジタル回路シミユレ−シヨン装置 Granted JPS5971554A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57182001A JPS5971554A (ja) 1982-10-15 1982-10-15 デイジタル回路シミユレ−シヨン装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57182001A JPS5971554A (ja) 1982-10-15 1982-10-15 デイジタル回路シミユレ−シヨン装置

Publications (2)

Publication Number Publication Date
JPS5971554A JPS5971554A (ja) 1984-04-23
JPS6235700B2 true JPS6235700B2 (enrdf_load_stackoverflow) 1987-08-03

Family

ID=16110582

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57182001A Granted JPS5971554A (ja) 1982-10-15 1982-10-15 デイジタル回路シミユレ−シヨン装置

Country Status (1)

Country Link
JP (1) JPS5971554A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63316140A (ja) * 1987-06-18 1988-12-23 Matsushita Electric Ind Co Ltd 論理シミュレ−ション装置

Also Published As

Publication number Publication date
JPS5971554A (ja) 1984-04-23

Similar Documents

Publication Publication Date Title
EP0701713B1 (en) Field programmable logic device with dynamic interconnections to a dynamic logic core
JPH0122652B2 (enrdf_load_stackoverflow)
JP2000516418A (ja) 再構成可能な演算システム
US4584642A (en) Logic simulation apparatus
JPH05205005A (ja) ロジック・シミュレーション・マシン用ホスト・インタフェース
JPS58501560A (ja) マイクロプロセツサ
US8909833B2 (en) Systems, methods, and articles of manufacture to stream data
US7480611B2 (en) Method and apparatus to increase the usable memory capacity of a logic simulation hardware emulator/accelerator
US7827023B2 (en) Method and apparatus for increasing the efficiency of an emulation engine
JPS6235700B2 (enrdf_load_stackoverflow)
JP3431025B2 (ja) データ転送システム
US7636817B1 (en) Methods and apparatus for allowing simultaneous memory accesses in a programmable chip system
US5603023A (en) Processor circuit for heapsorting
CN101169773A (zh) 一种提高系统总线驱动能力的装置及方法
US5734900A (en) Information handling system including efficient power on initialization
JPS6235699B2 (enrdf_load_stackoverflow)
US6510480B1 (en) Data transfer circuit and data processing method using data transfer circuit for handling interruption processing
US8966124B1 (en) Systems, methods, and articles of manufacture to stream data
JP2581214B2 (ja) 論理シミュレータ
JP3357693B2 (ja) エミュレーションメモリのマッピング回路及びエミュレーションシステム
JPS6244843A (ja) シミユレ−タ
JPS6349816B2 (enrdf_load_stackoverflow)
JPH05266124A (ja) 論理回路シミュレーション用回路素子ライブラリの作成方法
EP0231948A2 (en) Simulation system
CN117724912A (zh) 芯片fpga原型验证的目标触发点确定系统