JPS5968057A - シフト回路 - Google Patents

シフト回路

Info

Publication number
JPS5968057A
JPS5968057A JP57179546A JP17954682A JPS5968057A JP S5968057 A JPS5968057 A JP S5968057A JP 57179546 A JP57179546 A JP 57179546A JP 17954682 A JP17954682 A JP 17954682A JP S5968057 A JPS5968057 A JP S5968057A
Authority
JP
Japan
Prior art keywords
shift
bits
output
bit
exclusive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57179546A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0233172B2 (enrdf_load_stackoverflow
Inventor
Wataru Shimoda
下田 渉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57179546A priority Critical patent/JPS5968057A/ja
Publication of JPS5968057A publication Critical patent/JPS5968057A/ja
Publication of JPH0233172B2 publication Critical patent/JPH0233172B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751Error or fault detection not based on redundancy

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
JP57179546A 1982-10-12 1982-10-12 シフト回路 Granted JPS5968057A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57179546A JPS5968057A (ja) 1982-10-12 1982-10-12 シフト回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57179546A JPS5968057A (ja) 1982-10-12 1982-10-12 シフト回路

Publications (2)

Publication Number Publication Date
JPS5968057A true JPS5968057A (ja) 1984-04-17
JPH0233172B2 JPH0233172B2 (enrdf_load_stackoverflow) 1990-07-25

Family

ID=16067634

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57179546A Granted JPS5968057A (ja) 1982-10-12 1982-10-12 シフト回路

Country Status (1)

Country Link
JP (1) JPS5968057A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63259732A (ja) * 1987-04-16 1988-10-26 Nec Corp シフト演算回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63259732A (ja) * 1987-04-16 1988-10-26 Nec Corp シフト演算回路

Also Published As

Publication number Publication date
JPH0233172B2 (enrdf_load_stackoverflow) 1990-07-25

Similar Documents

Publication Publication Date Title
DE102010049322B4 (de) Befehlssatzachitektur für programmierbare CRC-(zyklische Blockprüfung, cyclic redundancy check)- Berechnungen
JPS62133825A (ja) Crcビット計算装置およびcrcビット計算方法
JPS63245518A (ja) 除算演算装置
EP0338496A2 (en) Method and circuit for detecting data error
JPS5968057A (ja) シフト回路
KR100505566B1 (ko) 서브코드 q데이타의 병렬 순환 여유 검사 방법
JPH036760A (ja) Ramの障害処理方式
JPS6266353A (ja) デ−タ記憶回路
SU1141422A2 (ru) Устройство дл определени фазы спектральных составл ющих исследуемого сигнала
KR19980032107A (ko) 합과 합+1을 병렬로 생성하는 가산기
JPS6246348A (ja) デ−タ処理回路
JPS62206642A (ja) 加算器の故障検出回路
JPS5860354A (ja) 乗算装置
JPS59201149A (ja) パリテイ処理方式
JPH0779247B2 (ja) デコ−ド回路
JPS58115697A (ja) 記憶回路のエラ−チエツク方式
JPS62171323A (ja) エラ−訂正符号生成装置
JPS6263342A (ja) ハミングチエツクビツト生成方式
EP0971362A1 (en) Data entegrity checking apparatus
JPS605981B2 (ja) 誤り訂正符号作成用シンドロ−ム発生回路
JPH02107045A (ja) データのパリティ検査方式
JPS62211738A (ja) 誤り検出回路
JPS6267942A (ja) 障害検出回路
JPS63208940A (ja) 乗算装置
JPH0927200A (ja) Romテスト用回路及びrom回路