JPS596354U - Fault detection device in data transmission - Google Patents

Fault detection device in data transmission

Info

Publication number
JPS596354U
JPS596354U JP9930882U JP9930882U JPS596354U JP S596354 U JPS596354 U JP S596354U JP 9930882 U JP9930882 U JP 9930882U JP 9930882 U JP9930882 U JP 9930882U JP S596354 U JPS596354 U JP S596354U
Authority
JP
Japan
Prior art keywords
detection device
data transmission
fault detection
transmission
section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9930882U
Other languages
Japanese (ja)
Inventor
章一 宮沢
Original Assignee
株式会社日立製作所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社日立製作所 filed Critical 株式会社日立製作所
Priority to JP9930882U priority Critical patent/JPS596354U/en
Publication of JPS596354U publication Critical patent/JPS596354U/en
Pending legal-status Critical Current

Links

Landscapes

  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来のCPUユニットと増設ユニットの伝送方
式を示すブロック図、第2図は本考案の一実施例を示す
ブロック図、第3図は伝送フォーマットを示す図、第4
図は故障検出回路である。 l ;CPU(基本)ユニット、2;伝送ケーブル、3
 ;Plo(増設)ユニット、4;送信ライン、5;受
信ライン、11;受信ライン、12;シフトレジスタ、
13;同期信号検出回路、14;同期信号検出レジスタ
、15;同期信号未検出レジスタ、16;警報出力、1
7;受信アドレスラッチレジスタ、18ニアドレスデコ
ーダ、19;データバス、20;反転連送エラーレジス
タ、21;アドレスデコーダ、22;タイミング回路。
Fig. 1 is a block diagram showing a conventional transmission method between a CPU unit and an expansion unit, Fig. 2 is a block diagram showing an embodiment of the present invention, Fig. 3 is a diagram showing a transmission format, and Fig. 4 is a block diagram showing a transmission method of a conventional CPU unit and an expansion unit.
The figure shows a failure detection circuit. l; CPU (basic) unit, 2; transmission cable, 3
; Plo (extension) unit, 4; Transmission line, 5; Reception line, 11; Reception line, 12; Shift register,
13; Synchronous signal detection circuit, 14; Synchronous signal detection register, 15; Synchronous signal non-detection register, 16; Alarm output, 1
7; reception address latch register, 18 near address decoder, 19; data bus, 20; inverted continuous transmission error register, 21; address decoder, 22; timing circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 演算処理部と入出力部との間の伝送部にシリアル伝送を
採用して成るデータ伝送における故障検出装置。
A failure detection device in data transmission that employs serial transmission in the transmission section between the arithmetic processing section and the input/output section.
JP9930882U 1982-07-02 1982-07-02 Fault detection device in data transmission Pending JPS596354U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9930882U JPS596354U (en) 1982-07-02 1982-07-02 Fault detection device in data transmission

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9930882U JPS596354U (en) 1982-07-02 1982-07-02 Fault detection device in data transmission

Publications (1)

Publication Number Publication Date
JPS596354U true JPS596354U (en) 1984-01-17

Family

ID=30235400

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9930882U Pending JPS596354U (en) 1982-07-02 1982-07-02 Fault detection device in data transmission

Country Status (1)

Country Link
JP (1) JPS596354U (en)

Similar Documents

Publication Publication Date Title
JPS6095721U (en) electronic volume circuit
JPS596354U (en) Fault detection device in data transmission
JPS6124668U (en) level display device
JPS6093351U (en) signal receiving device
JPS5847945U (en) Request signal processing circuit
JPS59192742U (en) data processing circuit
JPS59138928U (en) process output circuit
JPS59104248U (en) Transmission redundant circuit
JPS58191769U (en) Synchronous signal switching circuit
JPS58113139U (en) Key switch response circuit
JPS58124827U (en) Cyclic data transmission device
JPS58156337U (en) Protective relay device
JPS59111349U (en) Data error prevention circuit in receiver
JPS58139753U (en) Synchronous protection circuit
JPS601037U (en) binary circuit
JPS582039U (en) clock receiver circuit
JPS62162752U (en)
JPS6011547U (en) modem
JPS60126850U (en) Parity error detection identification circuit
JPS60636U (en) multiplication circuit
JPS58104042U (en) Synchronous detection circuit
JPS586435U (en) Multiphase generation circuit
JPS5811357U (en) Output circuit
JPS6136886U (en) Synchronous signal discrimination circuit
JPS59149792U (en) eco-addition device