JPS596332U - Channel selection device - Google Patents
Channel selection deviceInfo
- Publication number
- JPS596332U JPS596332U JP9994782U JP9994782U JPS596332U JP S596332 U JPS596332 U JP S596332U JP 9994782 U JP9994782 U JP 9994782U JP 9994782 U JP9994782 U JP 9994782U JP S596332 U JPS596332 U JP S596332U
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- controlled oscillator
- frequency
- output
- selection device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Noise Elimination (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図はこの考案の選局装置の一実施例の構成を示すブ
ロック図、第２図ａは従来およびこの考案の選局装置の
動作を説明するためのＬＰＦの出力電圧の波形図、第２
図すは従来の選局装置におけるロック波形を示す図、第
３図は従来の選局装置の動作の流れを示すフローチャー
ト、第４図はこの考案の選局装置の動作の流れを示すフ
ローチャートである。
１・・・ＶＣｏ、２・・・ＰＬＬ、 ３・・・ＬＰＦ、
４・・・コントローラ、４ａ・・・放送局検出信号、
４ｂ・・・ミューティング信号。FIG. 1 is a block diagram showing the configuration of an embodiment of the channel selection device of this invention, FIG. 2
3 is a flowchart showing the operation flow of the conventional channel selection device, and FIG. 4 is a flowchart showing the operation flow of the channel selection device of this invention. be. 1...VCo, 2...PLL, 3...LPF,
4... Controller, 4a... Broadcasting station detection signal,
4b... Muting signal.
Claims (1)
と、この電圧制御発振器の出力の周波数と基準周波数と
の位相差に応じた一定の関係の周波数に固定した信号を
出力するフェーズロック゛ ド・ループと、このフェ
ーズ・ロックドループの出力をＤＣ化して上記電圧制御
発振器に制御電圧を印加するローパスフィルタと、上記
電圧制御発振器の出力の周波数の変化後、所定の時間待
って放送局検出信号を検出してからミューティング信号
を出力するコントローラを備えてな乞選局装置。A voltage-controlled oscillator whose oscillation frequency changes according to the applied voltage, and a phase-locked loop that outputs a signal with a fixed frequency according to the phase difference between the output frequency of this voltage-controlled oscillator and a reference frequency. and a low-pass filter that converts the output of the phase-locked loop into DC and applies a control voltage to the voltage-controlled oscillator, and after a change in the frequency of the output of the voltage-controlled oscillator, waits for a predetermined time and detects a broadcast station detection signal. A station selection device equipped with a controller that then outputs a muting signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9994782U JPS596332U (en) | 1982-07-01 | 1982-07-01 | Channel selection device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9994782U JPS596332U (en) | 1982-07-01 | 1982-07-01 | Channel selection device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS596332U true JPS596332U (en) | 1984-01-17 |
Family
ID=30236644
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9994782U Pending JPS596332U (en) | 1982-07-01 | 1982-07-01 | Channel selection device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS596332U (en) |
-
1982
- 1982-07-01 JP JP9994782U patent/JPS596332U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS596332U (en) | Channel selection device | |
| JPS5929812U (en) | FM modulation circuit | |
| JPS5859249U (en) | PLL stereo demodulator | |
| JPS6047325U (en) | PLL frequency synthesizer tuner | |
| JPS6019238U (en) | FM signal generator | |
| JPS5927639U (en) | Phase throttle loop circuit | |
| JPS609311U (en) | PLL-PLL type demodulation circuit | |
| JPS60103949U (en) | frequency synthesizer | |
| JPH01124724U (en) | ||
| JPS5857147U (en) | PLL stereo demodulator | |
| JPS6425251U (en) | ||
| JPS58129785U (en) | Color signal processing circuit | |
| JPS5984934U (en) | phase locked loop | |
| JPS593625U (en) | Electronic channel selection device | |
| JPS61156310U (en) | ||
| JPS58127895U (en) | Motor speed control device | |
| JPS58503U (en) | Synchronous detection circuit | |
| JPS58176414U (en) | FM demodulation circuit | |
| JPS6059631U (en) | Phase-lock droop circuit | |
| JPS6093339U (en) | Chuyuna | |
| JPS6030645U (en) | phase synchronized receiver | |
| JPS5929813U (en) | Structure of frequency modulation circuit | |
| JPS59132248U (en) | phase locked circuit | |
| JPS5868758U (en) | fm radio receiver | |
| JPS5813743U (en) | phase locked circuit |