JPS5929812U - FM modulation circuit - Google Patents

FM modulation circuit

Info

Publication number
JPS5929812U
JPS5929812U JP12400982U JP12400982U JPS5929812U JP S5929812 U JPS5929812 U JP S5929812U JP 12400982 U JP12400982 U JP 12400982U JP 12400982 U JP12400982 U JP 12400982U JP S5929812 U JPS5929812 U JP S5929812U
Authority
JP
Japan
Prior art keywords
phase
locked loop
modulation circuit
loop circuit
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12400982U
Other languages
Japanese (ja)
Inventor
裕 佐々木
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP12400982U priority Critical patent/JPS5929812U/en
Publication of JPS5929812U publication Critical patent/JPS5929812U/en
Pending legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図はフェーズロックループ回路の原理を説明するた
めのブロック図、第2図は従来のFM変調回路の構成を
示したブロック図、第3図は本考案によるFM変調回路
の一実施例の構成を示したブロック図である。 記号の説明:1は電圧制御発振器、2は基準発振器、3
は分周器、4は位相検波器、5はループフィルタ、6は
変調信号用増幅器、7はループフィルタ5よりカットオ
フ周波数の低いループフィルタ、8. 9. 10はス
イッチ回路、11.12は分周器をそれぞれあられして
いる。
Fig. 1 is a block diagram for explaining the principle of a phase-locked loop circuit, Fig. 2 is a block diagram showing the configuration of a conventional FM modulation circuit, and Fig. 3 is an embodiment of an FM modulation circuit according to the present invention. FIG. 2 is a block diagram showing the configuration. Explanation of symbols: 1 is voltage controlled oscillator, 2 is reference oscillator, 3
4 is a frequency divider, 4 is a phase detector, 5 is a loop filter, 6 is a modulation signal amplifier, 7 is a loop filter with a lower cutoff frequency than the loop filter 5, 8. 9. 10 is a switch circuit, and 11 and 12 are frequency dividers.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 電圧制御発振器を用い、基準発振器により周波数を制御
するフェーズロックループ回路で構成されたFM変調回
路において、前記フェーズロックループ回路が定常状態
になった時点で、該フェーズロックループ回路の位相検
波器に入力する前記基準発振器側及び前記電圧制御発振
器側の信号を同じ分周数だけ分周し、かつ該フェーズロ
ックループ回路のループフィルタのカットオフ周波数を
下げる手段を有するFM変調回路。
In an FM modulation circuit configured with a phase-locked loop circuit that uses a voltage-controlled oscillator and controls the frequency by a reference oscillator, when the phase-locked loop circuit reaches a steady state, the phase detector of the phase-locked loop circuit An FM modulation circuit comprising means for frequency-dividing input signals from the reference oscillator side and the voltage-controlled oscillator side by the same frequency division number, and lowering the cutoff frequency of a loop filter of the phase-locked loop circuit.
JP12400982U 1982-08-18 1982-08-18 FM modulation circuit Pending JPS5929812U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12400982U JPS5929812U (en) 1982-08-18 1982-08-18 FM modulation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12400982U JPS5929812U (en) 1982-08-18 1982-08-18 FM modulation circuit

Publications (1)

Publication Number Publication Date
JPS5929812U true JPS5929812U (en) 1984-02-24

Family

ID=30282850

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12400982U Pending JPS5929812U (en) 1982-08-18 1982-08-18 FM modulation circuit

Country Status (1)

Country Link
JP (1) JPS5929812U (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5989674U (en) * 1982-12-10 1984-06-18 株式会社電元社製作所 Aluminum alloy welding gun
JPS6052079U (en) * 1983-09-14 1985-04-12 株式会社 三島工作所 Spot welder welding gun
JPS6286982U (en) * 1985-11-22 1987-06-03
JPH0391191U (en) * 1990-11-22 1991-09-17

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5989674U (en) * 1982-12-10 1984-06-18 株式会社電元社製作所 Aluminum alloy welding gun
JPH0357342Y2 (en) * 1982-12-10 1991-12-26
JPS6052079U (en) * 1983-09-14 1985-04-12 株式会社 三島工作所 Spot welder welding gun
JPS6286982U (en) * 1985-11-22 1987-06-03
JPH0391191U (en) * 1990-11-22 1991-09-17

Similar Documents

Publication Publication Date Title
JPS5929812U (en) FM modulation circuit
JPS5859249U (en) PLL stereo demodulator
JPS5984934U (en) phase locked loop
JPS5929813U (en) Structure of frequency modulation circuit
JPS6088635U (en) phase locked loop
JPS5843044U (en) frequency synthesizer
JPS6019238U (en) FM signal generator
JPS5927639U (en) Phase throttle loop circuit
JPS6032838U (en) PLL circuit
JPS593625U (en) Electronic channel selection device
JPS6047325U (en) PLL frequency synthesizer tuner
JPS61156310U (en)
JPS60103949U (en) frequency synthesizer
JPS5857147U (en) PLL stereo demodulator
JPS5873652U (en) phase locked loop circuit
JPS58176414U (en) FM demodulation circuit
JPS60127017U (en) FM modulated wave deviation width control circuit
JPS60145721U (en) modulation circuit
JPS6093339U (en) Chuyuna
JPS6085413U (en) PLL synchronous detection circuit
JPS60127018U (en) FM demodulation circuit
JPS5848145U (en) phase synchronized circuit
JPS5849285U (en) timer clock circuit
JPS5873651U (en) FM stereo multiplex demodulation circuit
JPS58127738U (en) Prescaler amplifier