JPS5873652U - phase locked loop circuit - Google Patents
phase locked loop circuitInfo
- Publication number
- JPS5873652U JPS5873652U JP16828081U JP16828081U JPS5873652U JP S5873652 U JPS5873652 U JP S5873652U JP 16828081 U JP16828081 U JP 16828081U JP 16828081 U JP16828081 U JP 16828081U JP S5873652 U JPS5873652 U JP S5873652U
- Authority
- JP
- Japan
- Prior art keywords
- locked loop
- loop circuit
- phase
- low
- phase comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は従来例による位相同期ループ回路図、第2図は
本考案の一実施例による位相同期ループ回路図である。
1:基準周波数発振器、2:位相比較器、3:低域p波
器、4:電圧制御発振器、5:可変分周器、6:高い遮
断周波数を持つ低域ろ波器、7:可変合成器。FIG. 1 is a phase-locked loop circuit diagram according to a conventional example, and FIG. 2 is a phase-locked loop circuit diagram according to an embodiment of the present invention. 1: Reference frequency oscillator, 2: Phase comparator, 3: Low-pass p-wave generator, 4: Voltage-controlled oscillator, 5: Variable frequency divider, 6: Low-pass filter with high cut-off frequency, 7: Variable synthesis vessel.
Claims (1)
発振器とイ贅分周器からなる位相同期ループ回路におい
て、前記位相比較器出力端子に前記低域波波器と他の高
い遮断周波数をもつ低域ろ波器を並列に接続し、これら
二つの低域波波器の出力端子と電圧制御発振器の入力端
子との間に可変合成器を接続し、この可変合成器の合成
比を前記位相比較器からの同期状態検出信号によって制
御するようにしたことを特徴とする位相同期ループ回路
。In a phase-locked loop circuit consisting of a reference frequency oscillator, a phase comparator, a low-pass filter, a voltage-controlled oscillator, and a frequency divider, the phase comparator output terminal is connected to the low-pass filter and other high cut-off frequencies. A variable synthesizer is connected between the output terminals of these two low-pass filters and the input terminal of the voltage controlled oscillator, and the synthesis ratio of the variable synthesizer is A phase-locked loop circuit characterized in that it is controlled by a synchronization state detection signal from the phase comparator.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16828081U JPS5873652U (en) | 1981-11-13 | 1981-11-13 | phase locked loop circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16828081U JPS5873652U (en) | 1981-11-13 | 1981-11-13 | phase locked loop circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5873652U true JPS5873652U (en) | 1983-05-18 |
Family
ID=29960332
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16828081U Pending JPS5873652U (en) | 1981-11-13 | 1981-11-13 | phase locked loop circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5873652U (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5317079U (en) * | 1976-07-26 | 1978-02-14 |
-
1981
- 1981-11-13 JP JP16828081U patent/JPS5873652U/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5317079U (en) * | 1976-07-26 | 1978-02-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5873652U (en) | phase locked loop circuit | |
JPS5929812U (en) | FM modulation circuit | |
JPS6032838U (en) | PLL circuit | |
JPS60103949U (en) | frequency synthesizer | |
JPS5984934U (en) | phase locked loop | |
JPS5843044U (en) | frequency synthesizer | |
JPS59104636U (en) | frequency synthesizer | |
JPS6352316U (en) | ||
JPS59147344U (en) | Receiving machine | |
JPS6047325U (en) | PLL frequency synthesizer tuner | |
JPS6349831U (en) | ||
JPS5948144U (en) | frequency synthesizer | |
JPS58152035U (en) | phase locked loop | |
JPS5849285U (en) | timer clock circuit | |
JPS60145721U (en) | modulation circuit | |
JPS5927639U (en) | Phase throttle loop circuit | |
JPH03117946U (en) | ||
JPS5848145U (en) | phase synchronized circuit | |
JPS609311U (en) | PLL-PLL type demodulation circuit | |
JPH0232240U (en) | ||
JPS6068742U (en) | automatic frequency control circuit | |
JPS5929813U (en) | Structure of frequency modulation circuit | |
JPS6019238U (en) | FM signal generator | |
JPS59169149U (en) | Receiving machine | |
JPS58186643U (en) | FM multiplex stereo demodulation circuit |