JPS5956285A - 半導体記憶装置 - Google Patents
半導体記憶装置Info
- Publication number
- JPS5956285A JPS5956285A JP57166310A JP16631082A JPS5956285A JP S5956285 A JPS5956285 A JP S5956285A JP 57166310 A JP57166310 A JP 57166310A JP 16631082 A JP16631082 A JP 16631082A JP S5956285 A JPS5956285 A JP S5956285A
- Authority
- JP
- Japan
- Prior art keywords
- word line
- potential
- switching circuit
- transistor
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Dram (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57166310A JPS5956285A (ja) | 1982-09-24 | 1982-09-24 | 半導体記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57166310A JPS5956285A (ja) | 1982-09-24 | 1982-09-24 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5956285A true JPS5956285A (ja) | 1984-03-31 |
| JPH0237633B2 JPH0237633B2 (enrdf_load_stackoverflow) | 1990-08-27 |
Family
ID=15828968
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57166310A Granted JPS5956285A (ja) | 1982-09-24 | 1982-09-24 | 半導体記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5956285A (enrdf_load_stackoverflow) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05225779A (ja) * | 1991-12-18 | 1993-09-03 | Internatl Business Mach Corp <Ibm> | メモリシステム |
| KR100380160B1 (ko) * | 2000-12-29 | 2003-04-11 | 주식회사 하이닉스반도체 | 워드 라인 부트스트랩 회로 |
| JP2011044186A (ja) * | 2009-08-19 | 2011-03-03 | Oki Semiconductor Co Ltd | ワード線駆動装置 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS566099U (enrdf_load_stackoverflow) * | 1979-06-25 | 1981-01-20 |
-
1982
- 1982-09-24 JP JP57166310A patent/JPS5956285A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS566099U (enrdf_load_stackoverflow) * | 1979-06-25 | 1981-01-20 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05225779A (ja) * | 1991-12-18 | 1993-09-03 | Internatl Business Mach Corp <Ibm> | メモリシステム |
| KR100380160B1 (ko) * | 2000-12-29 | 2003-04-11 | 주식회사 하이닉스반도체 | 워드 라인 부트스트랩 회로 |
| JP2011044186A (ja) * | 2009-08-19 | 2011-03-03 | Oki Semiconductor Co Ltd | ワード線駆動装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0237633B2 (enrdf_load_stackoverflow) | 1990-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4954731A (en) | Wordline voltage boosting circuits for complementary MOSFET dynamic memories | |
| US20040004512A1 (en) | Semiconductor integrated circuit device | |
| US8072823B2 (en) | Semiconductor memory device | |
| TW380313B (en) | Semiconductor integrated circuit | |
| US4338679A (en) | Row driver circuit for semiconductor memory | |
| EP0085436B1 (en) | Buffer circuits | |
| JP3048936B2 (ja) | 半導体メモリ装置 | |
| US4630240A (en) | Dynamic memory with intermediate column derode | |
| JPH0587916B2 (enrdf_load_stackoverflow) | ||
| KR100224051B1 (ko) | 반도체 집적회로 | |
| KR910009408B1 (ko) | 반도체기억장치 | |
| JPS5956285A (ja) | 半導体記憶装置 | |
| US4446386A (en) | MOS Decoder circuit using phase clocking for reducing the power consumption | |
| JPH0963261A (ja) | 半導体記憶装置 | |
| US6310795B1 (en) | Semiconductor memory device with data retention characteristic of improved stability | |
| US4570239A (en) | Series read-only-memory having capacitive bootstrap precharging circuitry | |
| JPS63205890A (ja) | 半導体メモリ装置 | |
| JPS59213090A (ja) | 駆動回路 | |
| US5469385A (en) | Output buffer with boost from voltage supplies | |
| US6842394B2 (en) | Semiconductor device using SCL circuit | |
| US7161214B2 (en) | Reduced gate delay multiplexed interface and output buffer circuit for integrated circuit devices incorporating random access memory arrays | |
| JPH0294096A (ja) | 半導体記憶回路 | |
| KR940008720B1 (ko) | 반도체메모리장치 | |
| JPS62175999A (ja) | 不揮発性半導体記憶装置 | |
| JPH07182869A (ja) | 半導体記憶装置のデータ書き込み方法及び半導体記憶装置 |