JPS5952492A - スタテイツク型半導体記憶装置 - Google Patents

スタテイツク型半導体記憶装置

Info

Publication number
JPS5952492A
JPS5952492A JP57161694A JP16169482A JPS5952492A JP S5952492 A JPS5952492 A JP S5952492A JP 57161694 A JP57161694 A JP 57161694A JP 16169482 A JP16169482 A JP 16169482A JP S5952492 A JPS5952492 A JP S5952492A
Authority
JP
Japan
Prior art keywords
address
data
buffer
time
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57161694A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6346920B2 (enExample
Inventor
Yoshihiro Takemae
義博 竹前
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57161694A priority Critical patent/JPS5952492A/ja
Priority to EP19830305462 priority patent/EP0104850B1/en
Priority to DE8383305462T priority patent/DE3381723D1/de
Publication of JPS5952492A publication Critical patent/JPS5952492A/ja
Publication of JPS6346920B2 publication Critical patent/JPS6346920B2/ja
Priority to US07/467,348 priority patent/US4982366A/en
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/20—Address safety or protection circuits, i.e. arrangements for preventing unauthorized or accidental access
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00—Program-control systems
    • G05B2219/20—Pc systems
    • G05B2219/25—Pc structure of the system
    • G05B2219/25381—Restart program at predetermined position, crash recovery after power loss

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Semiconductor Memories (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP57161694A 1982-09-17 1982-09-17 スタテイツク型半導体記憶装置 Granted JPS5952492A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP57161694A JPS5952492A (ja) 1982-09-17 1982-09-17 スタテイツク型半導体記憶装置
EP19830305462 EP0104850B1 (en) 1982-09-17 1983-09-16 Semiconductor memory device
DE8383305462T DE3381723D1 (de) 1982-09-17 1983-09-16 Halbleiterspeicheranordnung.
US07/467,348 US4982366A (en) 1982-09-17 1990-01-22 Static semiconductor memory with readout inhibit means

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57161694A JPS5952492A (ja) 1982-09-17 1982-09-17 スタテイツク型半導体記憶装置

Publications (2)

Publication Number Publication Date
JPS5952492A true JPS5952492A (ja) 1984-03-27
JPS6346920B2 JPS6346920B2 (enExample) 1988-09-19

Family

ID=15740081

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57161694A Granted JPS5952492A (ja) 1982-09-17 1982-09-17 スタテイツク型半導体記憶装置

Country Status (4)

Country Link
US (1) US4982366A (enExample)
EP (1) EP0104850B1 (enExample)
JP (1) JPS5952492A (enExample)
DE (1) DE3381723D1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63163548A (ja) * 1986-12-24 1988-07-07 Mitsubishi Electric Corp メモリアクセス回路

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4766572A (en) * 1984-12-27 1988-08-23 Nec Corporation Semiconductor memory having a bypassable data output latch
US5228003A (en) * 1988-04-15 1993-07-13 Seiko Epson Corporation Semiconductor memory
JPH0253111U (enExample) * 1988-10-11 1990-04-17
NL8900549A (nl) * 1989-03-07 1990-10-01 Philips Nv Vergelijkschakeling bevattende een maskeermechanisme voor transiente verschillen, vergelijkschakelingssysteem, en verwerkingsinrichting bevattende zulke vergelijkschakelingen.
DE3923432C2 (de) * 1989-07-15 1997-07-17 Bodenseewerk Geraetetech Einrichtung zur Erzeugung von Meßsignalen mit einer Mehrzahl von Sensoren
US5379212A (en) * 1990-01-29 1995-01-03 United States Voting Machines, Inc. Locking memory device
JPH04259997A (ja) * 1991-02-15 1992-09-16 Nec Ic Microcomput Syst Ltd 半導体集積回路
JP2719852B2 (ja) * 1991-03-07 1998-02-25 三菱電機株式会社 半導体記憶装置およびそれからのデータ読出方法
IT1253678B (it) * 1991-07-31 1995-08-22 St Microelectronics Srl Architettura antirumore per memoria
JPH05250872A (ja) * 1992-03-09 1993-09-28 Oki Electric Ind Co Ltd ランダム・アクセス・メモリ
US5272674A (en) * 1992-09-21 1993-12-21 Atmel Corporation High speed memory sense amplifier with noise reduction
US6308297B1 (en) * 1998-07-17 2001-10-23 Sun Microsystems, Inc. Method and apparatus for verifying memory addresses
US9011003B2 (en) * 2006-02-08 2015-04-21 S.C. Johnson Home Storage, Inc. Reclosable pouch and zipper for a reclosable pouch

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5668030A (en) * 1979-11-07 1981-06-08 Nec Corp Logic circuit

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3036272A (en) * 1957-06-27 1962-05-22 Rca Corp Pulse width discriminator
JPS6057156B2 (ja) * 1978-05-24 1985-12-13 株式会社日立製作所 半導体メモリ装置
GB2027958B (en) * 1978-08-04 1982-12-01 Honeywell Inf Systems Microprogrammed control unit
US4337525A (en) * 1979-04-17 1982-06-29 Nippon Electric Co., Ltd. Asynchronous circuit responsive to changes in logic level
JPS578988A (en) * 1980-06-18 1982-01-18 Toshiba Corp Semiconductor memory
JPS5835783A (ja) * 1981-08-24 1983-03-02 Fujitsu Ltd 半導体メモリ
US4486883A (en) * 1982-02-03 1984-12-04 Clarion Co., Ltd. Address check system
JPS58169383A (ja) * 1982-03-30 1983-10-05 Fujitsu Ltd 半導体記憶装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5668030A (en) * 1979-11-07 1981-06-08 Nec Corp Logic circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63163548A (ja) * 1986-12-24 1988-07-07 Mitsubishi Electric Corp メモリアクセス回路

Also Published As

Publication number Publication date
US4982366A (en) 1991-01-01
EP0104850A2 (en) 1984-04-04
EP0104850B1 (en) 1990-07-11
EP0104850A3 (en) 1987-03-11
JPS6346920B2 (enExample) 1988-09-19
DE3381723D1 (de) 1990-08-16

Similar Documents

Publication Publication Date Title
JPS5952492A (ja) スタテイツク型半導体記憶装置
US6775755B2 (en) Method and apparatus for coupling signals across different clock domains, and memory device and computer system using same
US6804743B2 (en) Two step memory device command buffer apparatus and method and memory devices and computer systems using same
US8543787B2 (en) Non-volatile memory circuit, system, and method
JPH0877794A (ja) 半導体記憶装置
US3665422A (en) Integrated circuit,random access memory
US6556494B2 (en) High frequency range four bit prefetch output data path
US3613055A (en) Read-only memory utilizing service column switching techniques
US6175894B1 (en) Memory device command buffer apparatus and method and memory devices and computer systems using same
JPH0522318B2 (enExample)
US6343040B2 (en) Auto precharge control signal generating circuits for semiconductor memory devices and auto precharge control methods
JPH11162161A (ja) 半導体記憶装置
US20030167374A1 (en) Double data rate synchronous sram with 100% bus utilization
JP2000200484A (ja) 内部命令信号発生装置及びその方法
JPH0221490A (ja) ダイナミック・ランダム・アクセス・メモリ
JPH10289579A (ja) 同期型半導体メモリ装置
US6507534B2 (en) Column decoder circuit for page reading of a semiconductor memory
JPH0612609B2 (ja) 半導体メモリ
US6269045B1 (en) Self-timed address decoder for register file and compare circuit of multi-port cam
US5577228A (en) Digital circuit for performing multicycle addressing in a digital memory
JPS5916354B2 (ja) 記憶装置
US5841727A (en) Semiconductor memory device
US9281024B2 (en) Write/read priority blocking scheme using parallel static address decode path
JPH11134256A (ja) アドレス変換回路
JPS59135696A (ja) 半導体記憶装置