JPS5948070U - Hybrid integrated circuit device - Google Patents

Hybrid integrated circuit device

Info

Publication number
JPS5948070U
JPS5948070U JP14383282U JP14383282U JPS5948070U JP S5948070 U JPS5948070 U JP S5948070U JP 14383282 U JP14383282 U JP 14383282U JP 14383282 U JP14383282 U JP 14383282U JP S5948070 U JPS5948070 U JP S5948070U
Authority
JP
Japan
Prior art keywords
integrated circuit
dielectric substrate
hybrid integrated
circuit device
metal layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14383282U
Other languages
Japanese (ja)
Inventor
楠 和郎
Original Assignee
三菱電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三菱電機株式会社 filed Critical 三菱電機株式会社
Priority to JP14383282U priority Critical patent/JPS5948070U/en
Publication of JPS5948070U publication Critical patent/JPS5948070U/en
Pending legal-status Critical Current

Links

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の混成集積回路装置の構造を示す断面側面
図、第2図は第1図に示す混成集積回路装置のハンダ付
は組立後の状態を示す断面側面図、第3図は本考案の一
実施例による混成集積回路装置め誘電体基板の底面図、
第4図は上記実施例装置の断面側面図、第5図は本考案
の他の実施例の誘電体基板の底面図である。 1・・・誘電体基板、2・・・金属製フランジ、3.3
′・・・ハンダ、4.4′・・・金属層、6・・・電気
的絶縁材料。。
Figure 1 is a cross-sectional side view showing the structure of a conventional hybrid integrated circuit device, Figure 2 is a cross-sectional side view showing the soldering state of the hybrid integrated circuit device shown in Figure 1 after assembly, and Figure 3 is a cross-sectional side view showing the soldering state of the hybrid integrated circuit device shown in Figure 1. A bottom view of a dielectric substrate for a hybrid integrated circuit device according to an embodiment of the invention,
FIG. 4 is a cross-sectional side view of the device of the above embodiment, and FIG. 5 is a bottom view of a dielectric substrate of another embodiment of the present invention. 1... Dielectric substrate, 2... Metal flange, 3.3
'...Solder, 4.4'...Metal layer, 6...Electrical insulating material. .

Claims (3)

【実用新案登録請求の範囲】[Scope of utility model registration request] (1)その表面に混成集積回路が形成された誘電体基板
と、該誘電体基板の裏面の中心部にメタライズにより形
成された薄い金属層と、上記誘電体基板を固着すべき金
属製フランジと、上記誘電体基板をその裏面の金属層部
分で上記金属製フランジにハンダ付けするハンダとを備
えたことを特徴とする混成集積回路装置。
(1) A dielectric substrate with a hybrid integrated circuit formed on its surface, a thin metal layer formed by metallization at the center of the back surface of the dielectric substrate, and a metal flange to which the dielectric substrate is fixed. and a solder for soldering the dielectric substrate to the metal flange at a metal layer portion on the back surface of the dielectric substrate.
(2)上記薄い金属層が、上記誘電体基板の裏面の中心
部のみに形成されていることを特徴とする実用新案登録
請求の範囲第1項記載の混成集積回路装置。
(2) The hybrid integrated circuit device according to claim 1, wherein the thin metal layer is formed only at the center of the back surface of the dielectric substrate.
(3)上記薄い金属層が、上記誘電体基板の裏面全面に
形成され、該薄い金属層の中心部のみが上記金属製フラ
ンジにハンダ付けされ、その周辺部が電気的絶縁材料で
被覆されていることを特徴とする実用新案登録請求の範
囲第1項記載の混成集積回路装置。
(3) The thin metal layer is formed on the entire back surface of the dielectric substrate, only the center part of the thin metal layer is soldered to the metal flange, and the peripheral part is covered with an electrically insulating material. A hybrid integrated circuit device according to claim 1, characterized in that the hybrid integrated circuit device is characterized in that:
JP14383282U 1982-09-20 1982-09-20 Hybrid integrated circuit device Pending JPS5948070U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14383282U JPS5948070U (en) 1982-09-20 1982-09-20 Hybrid integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14383282U JPS5948070U (en) 1982-09-20 1982-09-20 Hybrid integrated circuit device

Publications (1)

Publication Number Publication Date
JPS5948070U true JPS5948070U (en) 1984-03-30

Family

ID=30320930

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14383282U Pending JPS5948070U (en) 1982-09-20 1982-09-20 Hybrid integrated circuit device

Country Status (1)

Country Link
JP (1) JPS5948070U (en)

Similar Documents

Publication Publication Date Title
JPS5948070U (en) Hybrid integrated circuit device
JPS5858342U (en) hybrid integrated circuit
JPS58120662U (en) Chippukiyariya
JPS5998691U (en) Thick film hybrid integrated circuit
JPS5998692U (en) Hybrid integrated circuit device
JPS60174244U (en) hybrid integrated circuit
JPS6133464U (en) Aluminum base board
JPS58131654U (en) Thick film electrode structure
JPS60141171U (en) Motor with metal core printed circuit board
JPH0238743U (en)
JPS58147278U (en) Hybrid integrated circuit device
JPS6011473U (en) Thick film hybrid integrated circuit
JPS60153544U (en) Hybrid integrated circuit device incorporating a switching circuit
JPS6226050U (en)
JPS59121859U (en) Composite board device
JPS6037240U (en) hybrid integrated circuit
JPS59143070U (en) integrated circuit board
JPS59173367U (en) Mounting device for magnetic parts
JPS5856452U (en) Hybrid electronic components
JPH01135736U (en)
JPS5929027U (en) electronic components
JPS61146977U (en)
JPS6265863U (en)
JPS59176154U (en) Hybrid integrated circuit device
JPS58155801U (en) chip parts