JPS594249A - デ−タ発生制御方式 - Google Patents

デ−タ発生制御方式

Info

Publication number
JPS594249A
JPS594249A JP57111923A JP11192382A JPS594249A JP S594249 A JPS594249 A JP S594249A JP 57111923 A JP57111923 A JP 57111923A JP 11192382 A JP11192382 A JP 11192382A JP S594249 A JPS594249 A JP S594249A
Authority
JP
Japan
Prior art keywords
data
processing step
test
counter
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57111923A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6347385B2 (enrdf_load_stackoverflow
Inventor
Mikio Yamanaka
山中　幹男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57111923A priority Critical patent/JPS594249A/ja
Publication of JPS594249A publication Critical patent/JPS594249A/ja
Publication of JPS6347385B2 publication Critical patent/JPS6347385B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/50—Testing arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)
JP57111923A 1982-06-29 1982-06-29 デ−タ発生制御方式 Granted JPS594249A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57111923A JPS594249A (ja) 1982-06-29 1982-06-29 デ−タ発生制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57111923A JPS594249A (ja) 1982-06-29 1982-06-29 デ−タ発生制御方式

Publications (2)

Publication Number Publication Date
JPS594249A true JPS594249A (ja) 1984-01-11
JPS6347385B2 JPS6347385B2 (enrdf_load_stackoverflow) 1988-09-21

Family

ID=14573499

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57111923A Granted JPS594249A (ja) 1982-06-29 1982-06-29 デ−タ発生制御方式

Country Status (1)

Country Link
JP (1) JPS594249A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103399214A (zh) * 2013-08-16 2013-11-20 中国科学院上海微系统与信息技术研究所 星载相控阵接收天线测试系统

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0336164U (enrdf_load_stackoverflow) * 1989-08-16 1991-04-09

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103399214A (zh) * 2013-08-16 2013-11-20 中国科学院上海微系统与信息技术研究所 星载相控阵接收天线测试系统

Also Published As

Publication number Publication date
JPS6347385B2 (enrdf_load_stackoverflow) 1988-09-21

Similar Documents

Publication Publication Date Title
US7089170B2 (en) System and method for testing an embedded microprocessor system containing physical and/or simulated hardware
US6110218A (en) Generation of multiple simultaneous random test cycles for hardware verification of multiple functions of a design under test
KR970012193A (ko) 데이타 처리 시스템을 초기화(initializing) 하기 위한 방법과 회로
JPS594249A (ja) デ−タ発生制御方式
JPS61229134A (ja) マイクロコンピユ−タ
US7324932B2 (en) Virtual test environment
JPH11163838A (ja) モデム装置のビットエラー測定装置及びそのビットエラー測定方法
JP2917275B2 (ja) Ｃｐｕを有する装置の試験システム
JPH08179857A (ja) リセット回路
JP3117487B2 (ja) 信号処理装置の試験方法
JPH04128940A (ja) エミュレータ
JPS6321219B2 (enrdf_load_stackoverflow)
KR100250533B1 (ko) 엔진 제어장치의 데이타 모니터링 장치 및 그 방법
JPH01184550A (ja) 中間制御装置のテスト回路
JPS6385838A (ja) 入出力デ−タ処理装置
JPH0216829A (ja) データ受信制御方式
JPS59216241A (ja) 情報処理装置
EP0752657A2 (en) Test mode access control circuit
JPH05232191A (ja) Ｉｃテスタ
JPS6123263A (ja) 試験方式
JPH01142834A (ja) 試験プログラムの試験結果出力制御方式
JP2001042005A (ja) 外部機器シミュレータ
JPS61213933A (ja) 論理評価回路
JPS6319581A (ja) ソナ−装置の干渉波消去回路
JPH04314159A (ja) 周辺装置制御装置