JPS5936972A - 静電誘導トランジスタの製造方法 - Google Patents

静電誘導トランジスタの製造方法

Info

Publication number
JPS5936972A
JPS5936972A JP57148707A JP14870782A JPS5936972A JP S5936972 A JPS5936972 A JP S5936972A JP 57148707 A JP57148707 A JP 57148707A JP 14870782 A JP14870782 A JP 14870782A JP S5936972 A JPS5936972 A JP S5936972A
Authority
JP
Japan
Prior art keywords
gate
chip
drain
region
epitaxially grown
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57148707A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6249752B2 (enrdf_load_stackoverflow
Inventor
Mitsutoshi Hibino
日比野 光利
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP57148707A priority Critical patent/JPS5936972A/ja
Publication of JPS5936972A publication Critical patent/JPS5936972A/ja
Publication of JPS6249752B2 publication Critical patent/JPS6249752B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54453Marks applied to semiconductor devices or parts for use prior to dicing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)
JP57148707A 1982-08-25 1982-08-25 静電誘導トランジスタの製造方法 Granted JPS5936972A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57148707A JPS5936972A (ja) 1982-08-25 1982-08-25 静電誘導トランジスタの製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57148707A JPS5936972A (ja) 1982-08-25 1982-08-25 静電誘導トランジスタの製造方法

Publications (2)

Publication Number Publication Date
JPS5936972A true JPS5936972A (ja) 1984-02-29
JPS6249752B2 JPS6249752B2 (enrdf_load_stackoverflow) 1987-10-21

Family

ID=15458794

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57148707A Granted JPS5936972A (ja) 1982-08-25 1982-08-25 静電誘導トランジスタの製造方法

Country Status (1)

Country Link
JP (1) JPS5936972A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6249752B2 (enrdf_load_stackoverflow) 1987-10-21

Similar Documents

Publication Publication Date Title
JPH03136371A (ja) サイリスタ及びその製造方法
CN103779415B (zh) 平面型功率mos器件及其制造方法
CN109346512A (zh) 一种半导体器件的终端结构及其制造方法
JPS5936972A (ja) 静電誘導トランジスタの製造方法
DE3751892D1 (de) Halbleiteranordnung mit zwei Verbindungshalbleitern und Verfahren zu ihrer Herstellung
CN209000917U (zh) 一种半导体器件的终端结构
CN104979214B (zh) 一种超结结构的制备方法
CN206685391U (zh) 功率半导体器件
CN104882382B (zh) Mosfet终端结构及其制造方法
CN109390404A (zh) 具有低漏源导通电阻的半导体器件及其制造方法
CN208923142U (zh) 带沟槽栅结构的深槽超结mosfet器件
GB1126338A (en) A method of producing semiconductor bodies with an extremely low-resistance substrate
CN107393955B (zh) 一种高效率高可靠度的碳化硅mos管及制造方法
CN103606537A (zh) Bicmos集成电路中双极器件的制造方法
TWI280674B (en) High voltage device manufacturing process capable of matching low voltage device manufacturing process
CN103594491B (zh) 一种cdmos制作方法
CN104716190B (zh) P型埋层覆盖型半超结横向双扩散金属氧化物半导体场效应管
JPS6031107B2 (ja) 半導体集積回路装置
CN208674111U (zh) 一种功率器件的终端结构
JPS62163372A (ja) 電界効果型半導体装置
CN106206323A (zh) 碳化硅金属氧化物半导体场效应管及其制作方法
US3436281A (en) Field-effect transistors
JPH0254522A (ja) 半導体層の不純物拡散方法
JPS6249751B2 (enrdf_load_stackoverflow)
JPS6351677A (ja) 接合型電界効果トランジスタを有した半導体装置