JPS593631U - pulse shaping circuit - Google Patents
pulse shaping circuitInfo
- Publication number
- JPS593631U JPS593631U JP9909482U JP9909482U JPS593631U JP S593631 U JPS593631 U JP S593631U JP 9909482 U JP9909482 U JP 9909482U JP 9909482 U JP9909482 U JP 9909482U JP S593631 U JPS593631 U JP S593631U
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- peak value
- circuit
- comparator
- shaping circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案パルス整形回路の一実施例を示す接続図
、第２図は本考案の動作を説明するためのタイムチャー
トである。
１・・・信号入力端子、２・・・信号出力端子、３・・
・ピーク値ホールド回路、４・・・フィルタ、５・・・
減算回Ｌ ６・吻・コンパレータ、■ｂ・・・バイア
ス値、Ｖｐ・・・ピーク値。FIG. 1 is a connection diagram showing one embodiment of the pulse shaping circuit of the present invention, and FIG. 2 is a time chart for explaining the operation of the present invention. 1...Signal input terminal, 2...Signal output terminal, 3...
・Peak value hold circuit, 4...filter, 5...
Subtraction times L 6. Proboscis/Comparator, ■b...Bias value, Vp...Peak value.
Claims (1)
子に基準値が加えられて、出力端子にパルス力を波形整
形したパルス出力を発生するコンパレータと、前記パル
ス入力のピーク値をホール・ ドするピーク値ホールド
回路と、このピーク値から一定のバイアス値を減算する
回路と、この減算回路の出力を前記コンパレータに基準
値として与える手段とを備えたパルス整形回路。A comparator is provided with a pulse input applied to one input terminal, a reference value is applied to the other input terminal, and generates a pulse output obtained by shaping the pulse force at the output terminal, and a comparator that holds the peak value of the pulse input. A pulse shaping circuit comprising: a peak value hold circuit for holding the peak value; a circuit for subtracting a constant bias value from the peak value; and means for applying the output of the subtraction circuit to the comparator as a reference value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9909482U JPS593631U (en) | 1982-06-30 | 1982-06-30 | pulse shaping circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9909482U JPS593631U (en) | 1982-06-30 | 1982-06-30 | pulse shaping circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS593631U true JPS593631U (en) | 1984-01-11 |
Family
ID=30234985
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9909482U Pending JPS593631U (en) | 1982-06-30 | 1982-06-30 | pulse shaping circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS593631U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4828576U (en) * | 1971-08-09 | 1973-04-07 |
-
1982
- 1982-06-30 JP JP9909482U patent/JPS593631U/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4828576U (en) * | 1971-08-09 | 1973-04-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS593631U (en) | pulse shaping circuit | |
| JPS596334U (en) | Peak hold circuit | |
| JPS5956572U (en) | current detection device | |
| JPS5982881U (en) | Drift correction circuit | |
| JPS5816564U (en) | hysteresis circuit | |
| JPS58114598U (en) | CCD input/output circuit | |
| JPS5961667U (en) | DC component regeneration circuit | |
| JPS5857918U (en) | Highest point holding circuit | |
| JPS58127765U (en) | Image signal sampling pulse generation circuit | |
| JPS5811332U (en) | Waveform shaping circuit | |
| JPS58101232U (en) | microcomputer | |
| JPS5854135U (en) | variable phase shifter | |
| JPS58109792U (en) | audio signal delay device | |
| JPS58149808U (en) | class D amplifier | |
| JPS6037938U (en) | A/D conversion circuit | |
| JPS5896320U (en) | 2-tuned FM demodulator | |
| JPS58123622U (en) | delay line | |
| JPS6057247U (en) | Light receiving circuit for optical cable link | |
| JPS5976143U (en) | phase control circuit | |
| JPS5823432U (en) | noise suppression circuit | |
| JPS593630U (en) | pulse shaping circuit | |
| JPS5848113U (en) | Staircase waveform signal step reduction circuit | |
| JPS6057248U (en) | Light receiving circuit for optical cable link | |
| JPS5970254U (en) | function generator | |
| JPS5892677U (en) | Voltage discrimination circuit |