JPS5935261A - メモリ制御方式 - Google Patents
メモリ制御方式Info
- Publication number
- JPS5935261A JPS5935261A JP14430782A JP14430782A JPS5935261A JP S5935261 A JPS5935261 A JP S5935261A JP 14430782 A JP14430782 A JP 14430782A JP 14430782 A JP14430782 A JP 14430782A JP S5935261 A JPS5935261 A JP S5935261A
- Authority
- JP
- Japan
- Prior art keywords
- request
- memory
- data
- field
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14430782A JPS5935261A (ja) | 1982-08-20 | 1982-08-20 | メモリ制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14430782A JPS5935261A (ja) | 1982-08-20 | 1982-08-20 | メモリ制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5935261A true JPS5935261A (ja) | 1984-02-25 |
JPS6255185B2 JPS6255185B2 (enrdf_load_stackoverflow) | 1987-11-18 |
Family
ID=15359033
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14430782A Granted JPS5935261A (ja) | 1982-08-20 | 1982-08-20 | メモリ制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5935261A (enrdf_load_stackoverflow) |
-
1982
- 1982-08-20 JP JP14430782A patent/JPS5935261A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6255185B2 (enrdf_load_stackoverflow) | 1987-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3573855A (en) | Computer memory protection | |
US4733352A (en) | Lock control for a shared storage in a data processing system | |
US5721870A (en) | Lock control for a shared main storage data processing system | |
US5579505A (en) | Memory access system and method for granting or preventing atomic or nonatomic memory access requests to shared memory regions | |
EP0260433B1 (en) | Multi-address space control method | |
US5404539A (en) | Data driven information processor with ring comparing comparator | |
JPH0317133B2 (enrdf_load_stackoverflow) | ||
US8195946B2 (en) | Protection of data of a memory associated with a microprocessor | |
US4799186A (en) | Electronic circuit constituting an improved high-speed stable memory with memory zones protect from overlap | |
EP0117930B1 (en) | Interactive work station with auxiliary microprocessor for storage protection | |
JPS5935261A (ja) | メモリ制御方式 | |
JPS6329296B2 (enrdf_load_stackoverflow) | ||
JPH11126173A (ja) | メモリアクセス制御装置およびその記憶媒体 | |
JPH03219360A (ja) | マルチプロセッサ制御方式 | |
JPS58186865A (ja) | メモリ制御装置 | |
JP3037241B2 (ja) | ロック制御装置 | |
JPS626351A (ja) | 記憶保護装置 | |
JP2826483B2 (ja) | ロック制御装置 | |
JPS60178540A (ja) | 情報処理装置におけるバイパス制御方式 | |
JPH1011361A (ja) | 磁気ディスク処理装置の障害処理方法 | |
JPS59139199A (ja) | 記憶保護方式 | |
JPS59107499A (ja) | 多重化メモリ回路 | |
JPS61148546A (ja) | フアイル制御装置 | |
JPS59178671A (ja) | バツフアストレイジリプレイス方式 | |
JPH03225529A (ja) | マイクロプロセッサ |