JPS6255185B2 - - Google Patents

Info

Publication number
JPS6255185B2
JPS6255185B2 JP14430782A JP14430782A JPS6255185B2 JP S6255185 B2 JPS6255185 B2 JP S6255185B2 JP 14430782 A JP14430782 A JP 14430782A JP 14430782 A JP14430782 A JP 14430782A JP S6255185 B2 JPS6255185 B2 JP S6255185B2
Authority
JP
Japan
Prior art keywords
request
memory
field
data
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP14430782A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5935261A (ja
Inventor
Teruo Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP14430782A priority Critical patent/JPS5935261A/ja
Publication of JPS5935261A publication Critical patent/JPS5935261A/ja
Publication of JPS6255185B2 publication Critical patent/JPS6255185B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP14430782A 1982-08-20 1982-08-20 メモリ制御方式 Granted JPS5935261A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14430782A JPS5935261A (ja) 1982-08-20 1982-08-20 メモリ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14430782A JPS5935261A (ja) 1982-08-20 1982-08-20 メモリ制御方式

Publications (2)

Publication Number Publication Date
JPS5935261A JPS5935261A (ja) 1984-02-25
JPS6255185B2 true JPS6255185B2 (enrdf_load_stackoverflow) 1987-11-18

Family

ID=15359033

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14430782A Granted JPS5935261A (ja) 1982-08-20 1982-08-20 メモリ制御方式

Country Status (1)

Country Link
JP (1) JPS5935261A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS5935261A (ja) 1984-02-25

Similar Documents

Publication Publication Date Title
US5253344A (en) Method and apparatus for dynamically changing the configuration of a logically partitioned data processing system
US5721870A (en) Lock control for a shared main storage data processing system
US4224664A (en) Apparatus for detecting when the activity of one process in relation to a common piece of information interferes with any other process in a multiprogramming/multiprocessing computer system
EP0086601B1 (en) Multiprocessor system having mutual exclusion control function
US5579505A (en) Memory access system and method for granting or preventing atomic or nonatomic memory access requests to shared memory regions
US5889983A (en) Compare and exchange operation in a processing system
EP0172522B1 (en) Data processing machine suitable for high-speed processing
JPS5960652A (ja) デ−タ処理装置
US5291581A (en) Apparatus and method for synchronization of access to main memory signal groups in a multiprocessor data processing system
JPH0358164A (ja) マルチプロセッサシステムにおけるロック制御機構
JPS5837587B2 (ja) メモリ・ロック装置
US6886165B1 (en) Method for the direct call of a function by a software module by means of a processor with a memory-management unit (MMU)
JPS6255185B2 (enrdf_load_stackoverflow)
JPS59154700A (ja) デ−タ処理システム
EP0297895B1 (en) Apparatus and method using lockout for synchronization of access to main memory signal groups in a multiprocessor data processing system
JPS6329296B2 (enrdf_load_stackoverflow)
CN110764880B (zh) 一种基于原子操作的三态控制方法
US5367693A (en) System for dialog among processors and dispatching processes to processors which monitors the number of acknowledgements to processing requests
JPS58107977A (ja) 記憶装置へのアクセス方式
JPS58186865A (ja) メモリ制御装置
JPS6336545B2 (enrdf_load_stackoverflow)
JPH01265341A (ja) メモリアクセス制御装置
JPS62156756A (ja) 浮動割込処理方法
SU1640693A1 (ru) Устройство дл контрол микропроцессорной системы
JPH01195542A (ja) マルチプログラミング処理装置