JPS6329296B2 - - Google Patents
Info
- Publication number
- JPS6329296B2 JPS6329296B2 JP54042267A JP4226779A JPS6329296B2 JP S6329296 B2 JPS6329296 B2 JP S6329296B2 JP 54042267 A JP54042267 A JP 54042267A JP 4226779 A JP4226779 A JP 4226779A JP S6329296 B2 JPS6329296 B2 JP S6329296B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- comparison
- data
- read
- exchange
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Storage Device Security (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4226779A JPS55134462A (en) | 1979-04-06 | 1979-04-06 | Memory control unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4226779A JPS55134462A (en) | 1979-04-06 | 1979-04-06 | Memory control unit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55134462A JPS55134462A (en) | 1980-10-20 |
JPS6329296B2 true JPS6329296B2 (enrdf_load_stackoverflow) | 1988-06-13 |
Family
ID=12631255
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4226779A Granted JPS55134462A (en) | 1979-04-06 | 1979-04-06 | Memory control unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55134462A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1992005490A1 (en) * | 1990-09-18 | 1992-04-02 | Fujitsu Limited | Exclusive control method for shared memory |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6267648A (ja) * | 1985-09-19 | 1987-03-27 | Fujitsu Ltd | 排他制御命令処理方式 |
JPS63286959A (ja) * | 1987-05-20 | 1988-11-24 | Fujitsu Ltd | メモリアクセス方式 |
JPH0775017B2 (ja) * | 1987-08-17 | 1995-08-09 | 富士通株式会社 | メモリ・アクセス方式 |
JP2808558B2 (ja) * | 1989-01-23 | 1998-10-08 | キヤノン株式会社 | 情報処理装置 |
JP2590282B2 (ja) * | 1990-02-07 | 1997-03-12 | 富士通株式会社 | システム実行履歴収集処理方式 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5318348A (en) * | 1976-08-03 | 1978-02-20 | Hitachi Ltd | Access system of common area |
JPS5336441A (en) * | 1976-09-17 | 1978-04-04 | Hitachi Ltd | Test and setting system |
-
1979
- 1979-04-06 JP JP4226779A patent/JPS55134462A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1992005490A1 (en) * | 1990-09-18 | 1992-04-02 | Fujitsu Limited | Exclusive control method for shared memory |
Also Published As
Publication number | Publication date |
---|---|
JPS55134462A (en) | 1980-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5237616A (en) | Secure computer system having privileged and unprivileged memories | |
US3573855A (en) | Computer memory protection | |
US3839705A (en) | Data processor including microprogram control means | |
CA1091357A (en) | Console and data processing system | |
WO1983004117A1 (en) | Shared resource locking apparatus | |
EP0182044B1 (en) | Initialization apparatus for a data processing system with a plurality of input/output and storage controller connected to a common bus. | |
JPS6142306B2 (enrdf_load_stackoverflow) | ||
US3812475A (en) | Data synchronizer | |
US4338662A (en) | Microinstruction processing unit responsive to interruption priority order | |
US4799186A (en) | Electronic circuit constituting an improved high-speed stable memory with memory zones protect from overlap | |
JPS6329296B2 (enrdf_load_stackoverflow) | ||
US4344130A (en) | Apparatus to execute DMA transfer between computing devices using a block move instruction | |
JPH02500692A (ja) | マルチプロセッサコンピュータにおける演算要素の統合 | |
JPH03668B2 (enrdf_load_stackoverflow) | ||
US4630194A (en) | Apparatus for expediting sub-unit and memory communications in a microprocessor implemented data processing system having a multibyte system bus that utilizes a bus command byte | |
JPS603227B2 (ja) | 共通母線の制御装置 | |
JPS59116866A (ja) | 計算機システムの記憶装置 | |
JP2643803B2 (ja) | マイクロコンピュータ | |
JPS6261982B2 (enrdf_load_stackoverflow) | ||
JPS58114257A (ja) | 情報処理装置におけるプログラムメモリアクセス方式 | |
JP3209521B2 (ja) | メモリアクセス制御方法及び計算機システム | |
JPS61234447A (ja) | バス獲得制御装置 | |
JP2972934B2 (ja) | マイクロコンピュータにおける外部コマンド生成装置 | |
JP2973227B2 (ja) | 排他制御命令実行方法 | |
JPS6162142A (ja) | 入出力制御装置 |