JPS55134462A - Memory control unit - Google Patents
Memory control unitInfo
- Publication number
- JPS55134462A JPS55134462A JP4226779A JP4226779A JPS55134462A JP S55134462 A JPS55134462 A JP S55134462A JP 4226779 A JP4226779 A JP 4226779A JP 4226779 A JP4226779 A JP 4226779A JP S55134462 A JPS55134462 A JP S55134462A
- Authority
- JP
- Japan
- Prior art keywords
- comparison
- unit
- control part
- register
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To make it possible to omit a memory lock mechanism, by providing a comparison data register, a comparison exchange control part and a comparator to make it possible to control the operation of test and set.
CONSTITUTION: When detecting that contents of register 311 are the comparison exchange command, comparison exchange control part 330 not only continues to send address information of contents of register 312 to memory unit 40 but also transmits the code or read request to bus 330-1. Unit 40 performs the read operation on the basis of read request given by bus 30-1. Read data is sent to processing unit 10 and is transferred to comparator 350 and is compared with write data from unit 10 which is set in comparison data register 314. Control part 330 terminates the operation if the comparison result of comparator 350 indicates disagreement, and control part 330 performs the write operation to unit 40 for update of lock data continuously after the first read operation if they agree with each other.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4226779A JPS55134462A (en) | 1979-04-06 | 1979-04-06 | Memory control unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4226779A JPS55134462A (en) | 1979-04-06 | 1979-04-06 | Memory control unit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55134462A true JPS55134462A (en) | 1980-10-20 |
JPS6329296B2 JPS6329296B2 (en) | 1988-06-13 |
Family
ID=12631255
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4226779A Granted JPS55134462A (en) | 1979-04-06 | 1979-04-06 | Memory control unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55134462A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6267648A (en) * | 1985-09-19 | 1987-03-27 | Fujitsu Ltd | Processing system for exclusive control instruction |
JPS63286959A (en) * | 1987-05-20 | 1988-11-24 | Fujitsu Ltd | Memory access system |
JPS6446867A (en) * | 1987-08-17 | 1989-02-21 | Fujitsu Ltd | Memory access system |
JPH02193228A (en) * | 1989-01-23 | 1990-07-30 | Canon Inc | Information processor |
JPH03231337A (en) * | 1990-02-07 | 1991-10-15 | Fujitsu Ltd | Collection processing system for system execution history |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0507951B1 (en) * | 1990-09-18 | 1999-03-03 | Fujitsu Limited | Exclusive control method for shared memory |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5318348A (en) * | 1976-08-03 | 1978-02-20 | Hitachi Ltd | Access system of common area |
JPS5336441A (en) * | 1976-09-17 | 1978-04-04 | Hitachi Ltd | Test and setting system |
-
1979
- 1979-04-06 JP JP4226779A patent/JPS55134462A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5318348A (en) * | 1976-08-03 | 1978-02-20 | Hitachi Ltd | Access system of common area |
JPS5336441A (en) * | 1976-09-17 | 1978-04-04 | Hitachi Ltd | Test and setting system |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6267648A (en) * | 1985-09-19 | 1987-03-27 | Fujitsu Ltd | Processing system for exclusive control instruction |
JPS63286959A (en) * | 1987-05-20 | 1988-11-24 | Fujitsu Ltd | Memory access system |
JPS6446867A (en) * | 1987-08-17 | 1989-02-21 | Fujitsu Ltd | Memory access system |
JPH02193228A (en) * | 1989-01-23 | 1990-07-30 | Canon Inc | Information processor |
JPH03231337A (en) * | 1990-02-07 | 1991-10-15 | Fujitsu Ltd | Collection processing system for system execution history |
Also Published As
Publication number | Publication date |
---|---|
JPS6329296B2 (en) | 1988-06-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55134462A (en) | Memory control unit | |
JPS56123051A (en) | Data transfer system in master slave system | |
JPS5539994A (en) | Multiprocessor system | |
JPS5533288A (en) | Hysteresis recording control system of multi-processor system | |
JPS5582358A (en) | Error collection system of central processing unit | |
JPS54122059A (en) | Inter-processor information transfer system | |
JPS5489455A (en) | Control system | |
JPS575153A (en) | Information processor | |
JPS5361236A (en) | Memory access control system | |
JPS5336442A (en) | Input system for cash register | |
JPS6461847A (en) | Dma control circuit | |
JPS5373933A (en) | Data exchange control system | |
JPS52149039A (en) | Buffer invalid control system | |
JPS5679360A (en) | Information read system of electronic cash register | |
JPS5549764A (en) | Memory control system | |
JPS5520557A (en) | Control system for interruption of microprogram | |
JPS5563420A (en) | Detector for data train | |
JPS5362939A (en) | Common information control system | |
JPS5578324A (en) | Direct memory access system | |
JPS54157444A (en) | Memory control system | |
JPS5597655A (en) | Memory access system | |
JPS5633736A (en) | Simulation system for virtual computer | |
JPS57176471A (en) | Information processing system | |
JPS5463640A (en) | Information processing system | |
JPS5597604A (en) | Output control system for sequence controller |