JPS5932161A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS5932161A
JPS5932161A JP57142845A JP14284582A JPS5932161A JP S5932161 A JPS5932161 A JP S5932161A JP 57142845 A JP57142845 A JP 57142845A JP 14284582 A JP14284582 A JP 14284582A JP S5932161 A JPS5932161 A JP S5932161A
Authority
JP
Japan
Prior art keywords
resin
film
semiconductor element
thin
sides
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57142845A
Other languages
Japanese (ja)
Inventor
Kazufumi Terachi
寺地 和文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57142845A priority Critical patent/JPS5932161A/en
Publication of JPS5932161A publication Critical patent/JPS5932161A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

PURPOSE:To obtain a thin resin-sealed semiconductor device by using a sheet- shaped ultraviolet ray curable resin on one main surface of a semiconductor element, using a conventional thermosetting resin on the other surfaces, thereby preventing the raising of both sides and the flowout of the resin through the gap of the leads in case of sealing it with the resin. CONSTITUTION:Ultraviolet ray curable resin 27 is coated in a thin sheet shape on a film 26 of thin thermoplastic or thermosetting vinyl chloride or polyimide. After the main surface of a semiconductor element 23 is supported by the film 25, thermosetting resin 24 of low viscosity is potted and cured on the back surface side of the element. According to this structure, the raising of both sides and the flowout of the resin through the gap of the leads can be prevented, and the thickness can be reduced.

Description

【発明の詳細な説明】 本発明はフィルムキャリア方式により製造され樹脂封I
I−,された半導体装置の構造に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention is manufactured by a film carrier method and is resin-sealed.
This relates to the structure of a semiconductor device.

フィルムキャリア方式とは、ポリイミド、ガラスエポキ
シ等の絶縁フィルム上にCu箔をラミネートし、エツチ
ング等でリードパターン等を形成したイ・のを半導体素
子の同辺に配列された突起電極に熱圧着によるボンディ
ングを行う方式である。
The film carrier method consists of laminating Cu foil on an insulating film made of polyimide, glass epoxy, etc., forming a lead pattern by etching, etc., and bonding it to protruding electrodes arranged on the same side of a semiconductor element by thermocompression. This method performs bonding.

半導体素子はボンディング後樹脂により封止される。こ
のような半導体装置の封止は、液状樹脂をポツテングし
熱硬化させたりEベレットといわれるタブレットを半導
体素子に乗せ熱で溶かし7封由。
After bonding, the semiconductor element is sealed with resin. Semiconductor devices can be sealed by potting liquid resin and curing it with heat, or by placing a tablet called an E-vellet on the semiconductor element and melting it with heat.

していた。しかし、技術的進歩により薄型化が要求され
、従来の方法で封止すると両面に盛り」−りができ薄く
できなかった。また、粘度の低い樹脂で行なうと横に広
がったシ、リードのすきまから流れ出し作業性が非常に
悪かった。
Was. However, due to technological progress, thinning is required, and when sealed using the conventional method, bulges are formed on both sides, making it impossible to make thinner. Furthermore, when using resin with low viscosity, the resin spread laterally and flowed out from the gaps in the leads, resulting in very poor workability.

本発明は、従来の上記欠点を解消する構造を提供するも
のである。
The present invention provides a structure that overcomes the above-mentioned drawbacks of the conventional technology.

すなわち、半導体素子の一主面にだとえ目:シト状の紫
外線硬化性樹脂を使用し、他面は従来の熱硬性樹脂を使
用する。この方法で側止された半導体装置は、両面盛り
上りやリ ドのすきまからの流れ出しを防止することが
でき、要求を満足する薄型化が可能となった。
That is, a sheet-like ultraviolet curable resin is used on one main surface of the semiconductor element, and a conventional thermosetting resin is used on the other surface. Semiconductor devices side-mounted using this method can be prevented from rising on both sides and flowing out through gaps in the leads, and can be made thinner to meet the requirements.

以下、図を用いて説明する。This will be explained below using figures.

第1図は従来の構造を示す。すなわち、ポリイミド、ガ
ラスエポキシ等の絶縁フィルムJJ上にCu (銅)箔
をラミネートし、エツチング等でリードパターン12等
を形成したものを半導体素子13の周辺に配列された突
起電極に熱圧着によるボンディングを行ない、ボンディ
ング後封止用樹脂14を両面にボッティングし、熱硬化
させたりEペレット等のタブレットを半導体素子に乗せ
熱で溶かし封止する。この様に従来から行なっている卦
1止方法では、両面盛り上り等により薄型化が非常にむ
ずかしく作業性も悪かった。
FIG. 1 shows a conventional structure. That is, Cu (copper) foil is laminated on an insulating film JJ made of polyimide, glass epoxy, etc., and lead patterns 12 etc. are formed by etching, etc., and then bonded to protruding electrodes arranged around the semiconductor element 13 by thermocompression bonding. After bonding, a sealing resin 14 is bonded to both sides and cured by heat, or a tablet such as an E-pellet is placed on the semiconductor element and melted and sealed with heat. As described above, in the conventional Hexagram 1 stop method, it was very difficult to reduce the thickness due to the bulges on both sides, and the workability was also poor.

÷ そこで、本発明は第2図にの実施例を示す様に半導体素
子23の主面にシート状の紫外線硬化性(θ1脂フィル
ノ・支持体25を乗せ紫外線を尚て、瞬時に硬化させる
。このシート状の樹脂支持体25はたとえば、第3図に
示すようにフィルム支持体26」二に紫外線硬化性樹脂
26を設けたものである。
÷ Therefore, in the present invention, as shown in the embodiment shown in FIG. 2, a sheet-like ultraviolet curable (θ1 fat filler support 25) is placed on the main surface of the semiconductor element 23, and ultraviolet rays are applied to instantly cure it. This sheet-shaped resin support 25 is, for example, a film support 26'' provided with an ultraviolet curable resin 26, as shown in FIG.

尚、第2図で、21V′J、絶縁フィルム、22は金属
リード、24は中1止樹脂である。
In FIG. 2, 21V'J is an insulating film, 22 is a metal lead, and 24 is a stopper resin.

この際使用する薄いシート状の紫外線硬化性フィルムは
、熱可朔性又は熱硬化性の薄い支持樹脂フィルム(厚さ
4〜10ミクロン)である塩化ビニールやポリエステル
やエポキシやポリイミドフィルム26上に、紫外線硬化
樹脂27を薄く塗布して得たものである。この紫外線硬
化樹脂は、エボギシ系でもシリコーン系でもポリエステ
ル系でもよく、前記支持樹脂フィルム上に薄く塗布出来
ていれば使用上問題ない。
The thin sheet-like ultraviolet curable film used at this time is placed on a thermoplastic or thermosetting thin support resin film (4 to 10 microns thick) of vinyl chloride, polyester, epoxy, or polyimide film 26. It was obtained by applying a thin layer of ultraviolet curing resin 27. This ultraviolet curable resin may be an epoxy type, a silicone type, or a polyester type, and there is no problem in use as long as it can be applied thinly onto the support resin film.

との他に支持フィルムとしては、薄いアルミナ・膜やガ
ラス膜でもよいことは明らかであるがこれまでに述べた
例は、すべて支持フィルトを通して紫外線を照射するも
のであるが、紫外線硬化樹脂側から照射してもよく、そ
の際には支持フィルムは、紫外線透過タイプでない薄い
金属板や化成膜付きの金属板でもよい。
It is clear that a thin alumina film or glass film can also be used as the supporting film. In all of the examples described so far, ultraviolet rays are irradiated through the supporting filter, but The support film may be a thin metal plate that does not transmit ultraviolet rays or a metal plate coated with a chemically formed film.

以上のような形態のフィルムを使用して半導体素子の主
面上を支持した後に該半導体素子の裏面である他面に、
粘度の低い熱硬化性樹脂(24)をボッティングし硬化
する。この方法で封止された半導体装置は、両面盛り上
りやリードのすきまからの樹脂の流れ出し等を防止する
こともでき、要求されている薄型化が可能となった。
After supporting the main surface of the semiconductor element using the above-described film, on the other surface, which is the back surface of the semiconductor element,
A thermosetting resin (24) with low viscosity is potted and cured. Semiconductor devices sealed by this method can also be prevented from swelling on both sides and from flowing out of resin from gaps between leads, and can be made thinner as required.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の半導体装置を示す断面構造である。第2
図は本発明の実施例を示す断面構造であり、第3図は紫
外線硬化性樹脂フィルム支持体の拡大断面図である 11.21・・・・・・絶縁フィルム、12.22・・
・・・・金属リード、13.23・・・・・・半導体素
子、14゜24・・・・・・封止用樹脂、25・・・・
・・紫外線硬化性樹脂シイルム支持体、26・・・・・
・フィルム支持体、27・・・・・・紫外線硬化性樹脂
。 代理人 弁理士  内 原   晋1  ハ、+::、
ノ 7
FIG. 1 is a cross-sectional structure showing a conventional semiconductor device. Second
The figure shows a cross-sectional structure showing an example of the present invention, and FIG. 3 is an enlarged cross-sectional view of an ultraviolet curable resin film support.
...Metal lead, 13.23...Semiconductor element, 14°24...Sealing resin, 25...
...Ultraviolet curable resin film support, 26...
- Film support, 27... UV curable resin. Agent Patent Attorney Susumu Uchihara 1 Ha, +::,
No.7

Claims (1)

【特許請求の範囲】[Claims] 半導体素子を樹脂封止するフィルムキャリア方式の半導
体装置において、−主面に紫外線硬化性樹脂を用い、他
の面には熱硬化性樹脂により樹脂封止されたことを特徴
とする半導体装置。
A semiconductor device of a film carrier type in which a semiconductor element is sealed with a resin, characterized in that: - a main surface is made of an ultraviolet curable resin, and the other surfaces are resin-sealed with a thermosetting resin.
JP57142845A 1982-08-18 1982-08-18 Semiconductor device Pending JPS5932161A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57142845A JPS5932161A (en) 1982-08-18 1982-08-18 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57142845A JPS5932161A (en) 1982-08-18 1982-08-18 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS5932161A true JPS5932161A (en) 1984-02-21

Family

ID=15324945

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57142845A Pending JPS5932161A (en) 1982-08-18 1982-08-18 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS5932161A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4850105A (en) * 1987-07-04 1989-07-25 Horiba, Ltd. Method of taking out lead of semiconductor tip part
US5518957A (en) * 1991-10-10 1996-05-21 Samsung Electronics Co., Ltd. Method for making a thin profile semiconductor package

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4850105A (en) * 1987-07-04 1989-07-25 Horiba, Ltd. Method of taking out lead of semiconductor tip part
US5518957A (en) * 1991-10-10 1996-05-21 Samsung Electronics Co., Ltd. Method for making a thin profile semiconductor package

Similar Documents

Publication Publication Date Title
JP3633559B2 (en) Semiconductor device and manufacturing method thereof, circuit board, and electronic apparatus
KR100793468B1 (en) Semiconductor device and manufacturing method thereof, and liquid crystal module and semiconductor module having the same
US10455703B2 (en) Method for producing a printed circuit board with an embedded sensor chip, and printed circuit board
JP3073550B2 (en) Semiconductor device
JPS5932161A (en) Semiconductor device
JPH11307659A (en) Electronic component and manufacture thereof
JP2001210755A (en) Substrate for semiconductor device and method of manufacturing semiconductor device
JP3162068B2 (en) Semiconductor chip mounting method
CN110828327A (en) Method and apparatus for electrical connection of components
JPS61188957A (en) Manufacture of circuit module
JP2000155822A (en) Non-contact ic card
JPH02177553A (en) Integrated circuit device and manufacture thereof
JP2003249509A (en) Method for sealing semiconductor and sealed semiconductor
JPH06139824A (en) Anisotropic conducting film
JPH09263082A (en) Manufacture of ic module, manufacture of ic card, and ic module
JPH02151496A (en) Preparation of integrated circuit device
JP4286640B2 (en) Semiconductor device and manufacturing method thereof
JP2986466B2 (en) Circuit board flattening method and semiconductor device manufacturing method
JPS62128534A (en) Sealing method for semiconductor device
JPH0685111A (en) Tape carrier type semiconductor device and its assembly method
JP4561079B2 (en) Manufacturing method of semiconductor device
JP4562950B2 (en) Semiconductor device and manufacturing method thereof
JPH05181155A (en) Production of semiconductor equipment
JPH06224252A (en) Structure of tape wiring board and connection structure of tape wiring board
JPH05235213A (en) Semiconductor device and method for forming heat radiating path of semiconductor device