JPS5930125A - 入出力処理装置 - Google Patents
入出力処理装置Info
- Publication number
- JPS5930125A JPS5930125A JP57140590A JP14059082A JPS5930125A JP S5930125 A JPS5930125 A JP S5930125A JP 57140590 A JP57140590 A JP 57140590A JP 14059082 A JP14059082 A JP 14059082A JP S5930125 A JPS5930125 A JP S5930125A
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- output processing
- register
- microprogram
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Quality & Reliability (AREA)
- Computer And Data Communications (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57140590A JPS5930125A (ja) | 1982-08-12 | 1982-08-12 | 入出力処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57140590A JPS5930125A (ja) | 1982-08-12 | 1982-08-12 | 入出力処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5930125A true JPS5930125A (ja) | 1984-02-17 |
| JPS6244300B2 JPS6244300B2 (enrdf_load_stackoverflow) | 1987-09-19 |
Family
ID=15272222
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57140590A Granted JPS5930125A (ja) | 1982-08-12 | 1982-08-12 | 入出力処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5930125A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62119651A (ja) * | 1985-11-20 | 1987-05-30 | Fujitsu Ltd | Ras回路診断方式 |
| WO2023055871A1 (en) * | 2021-09-29 | 2023-04-06 | Microchip Technology Incorporated | Introduction and detection of erroneous stop condition in a single uart |
-
1982
- 1982-08-12 JP JP57140590A patent/JPS5930125A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62119651A (ja) * | 1985-11-20 | 1987-05-30 | Fujitsu Ltd | Ras回路診断方式 |
| WO2023055871A1 (en) * | 2021-09-29 | 2023-04-06 | Microchip Technology Incorporated | Introduction and detection of erroneous stop condition in a single uart |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6244300B2 (enrdf_load_stackoverflow) | 1987-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0120889B1 (en) | Direct memory access peripheral unit controller | |
| US5155735A (en) | Parity checking apparatus with bus for connecting parity devices and non-parity devices | |
| US9665453B2 (en) | Launch vehicle testing system | |
| EP0930718A2 (en) | Tandem operation of input/output data compression modules | |
| US6157651A (en) | Rogue data packet removal method and apparatus | |
| JP3562818B2 (ja) | ディスクアレイシステム内のバスコンフィギュレーションエラーの検出装置及び検出方法 | |
| JPS5930125A (ja) | 入出力処理装置 | |
| EP0099407B1 (en) | Digital system including line activity detection | |
| JPS581447B2 (ja) | 中央装置と複数の周辺装置との間のデ−タ伝送制御方法 | |
| JPS6235144B2 (enrdf_load_stackoverflow) | ||
| JP2864611B2 (ja) | 半導体メモリ | |
| JPS62252584A (ja) | デイスクユニツト制御装置 | |
| JPH0831049B2 (ja) | ロツクドプロセツサ方式 | |
| JPH0344333B2 (enrdf_load_stackoverflow) | ||
| JPS58169614A (ja) | バス制御方式 | |
| KR840000977B1 (ko) | 플롭피디스크(Floppy disc)입출력장치 | |
| KR970002655A (ko) | 단일버퍼를 이용한 데이타 전송 제어 장치 및 방법 | |
| JPS6049465A (ja) | マイクロコンピユ−タ間のデ−タ転送方法 | |
| GB2027958A (en) | Microprogrammed control unit | |
| JPS58121200A (ja) | デ−タバツフア診断方式 | |
| JPH02245939A (ja) | パリティ検査装置 | |
| JPS60101649A (ja) | 電子計算機の診断装置 | |
| JPH03135644A (ja) | データビットチェック回路 | |
| JPH03138744A (ja) | データ伝送方法及び半導体集積回路 | |
| JPH0315217B2 (enrdf_load_stackoverflow) |