JPS59226923A - バスインタ−フエ−ス装置 - Google Patents

バスインタ−フエ−ス装置

Info

Publication number
JPS59226923A
JPS59226923A JP59005878A JP587884A JPS59226923A JP S59226923 A JPS59226923 A JP S59226923A JP 59005878 A JP59005878 A JP 59005878A JP 587884 A JP587884 A JP 587884A JP S59226923 A JPS59226923 A JP S59226923A
Authority
JP
Japan
Prior art keywords
data
bits
register
width
data field
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59005878A
Other languages
English (en)
Japanese (ja)
Other versions
JPS642986B2 (enExample
Inventor
フレデリック・エイチ・デイル
ダニエル・テイ・リング
リチャード・イー・マテイック
デニス・ジエイ・マクブライド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS59226923A publication Critical patent/JPS59226923A/ja
Publication of JPS642986B2 publication Critical patent/JPS642986B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Executing Machine-Instructions (AREA)
JP59005878A 1983-05-27 1984-01-18 バスインタ−フエ−ス装置 Granted JPS59226923A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US49911183A 1983-05-27 1983-05-27
US49911 1993-04-20

Publications (2)

Publication Number Publication Date
JPS59226923A true JPS59226923A (ja) 1984-12-20
JPS642986B2 JPS642986B2 (enExample) 1989-01-19

Family

ID=23983863

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59005878A Granted JPS59226923A (ja) 1983-05-27 1984-01-18 バスインタ−フエ−ス装置

Country Status (3)

Country Link
EP (1) EP0127007B1 (enExample)
JP (1) JPS59226923A (enExample)
DE (1) DE3479455D1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02173856A (ja) * 1988-12-27 1990-07-05 Agency Of Ind Science & Technol バッファ制御方式

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4571692A (en) * 1984-04-12 1986-02-18 General Electric Company Electronic demand register
FR2576432B1 (fr) * 1985-01-24 1989-06-02 Brion Alain Dispositif d'echange de donnees entre un calculateur et une unite peripherique
KR900005313A (ko) * 1988-09-14 1990-04-14 존 지.웨브 16비트 데이타 버스에 바이트폭 uart 전송을 이행하는 방법 및 장치
GB2234093B (en) * 1989-06-21 1992-01-15 Stratum Technology Limited Data store connection
US5170477A (en) * 1989-10-31 1992-12-08 Ibm Corporation Odd boundary address aligned direct memory acess device and method
US5410677A (en) * 1991-12-30 1995-04-25 Apple Computer, Inc. Apparatus for translating data formats starting at an arbitrary byte position
US5848297A (en) * 1991-12-30 1998-12-08 Apple Computer, Inc. Control apparatus for maintaining order and accomplishing priority promotion in a computer interconnect
US5887196A (en) * 1991-12-30 1999-03-23 Apple Computer, Inc. System for receiving a control signal from a device for selecting its associated clock signal for controlling the transferring of information via a buffer
US5640599A (en) * 1991-12-30 1997-06-17 Apple Computer, Inc. Interconnect system initiating data transfer over launch bus at source's clock speed and transfering data over data path at receiver's clock speed
JPH05257851A (ja) * 1991-12-30 1993-10-08 Apple Computer Inc データの転送の順序を制御させる装置
US5434892A (en) * 1994-09-16 1995-07-18 Intel Corporation Throttling circuit for a data transfer system
JPH10117144A (ja) * 1996-10-08 1998-05-06 Nec Ic Microcomput Syst Ltd Ａ／ｄコンバータ
DE10055939B4 (de) 2000-11-10 2004-02-05 Harman Becker Automotive Systems (Becker Division) Gmbh Verfahren zum Übertragen einer Nutzinformation, Datenquelle und Datensenke zur Ausführung des Verfahrens

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5478639A (en) * 1977-12-06 1979-06-22 Toshiba Corp Input/output control unit
JPS5596434U (enExample) * 1978-12-25 1980-07-04
JPS5685130A (en) * 1979-12-12 1981-07-11 Mitsubishi Electric Corp Rom access circuit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7713707A (nl) * 1977-12-12 1979-06-14 Philips Nv Informatiebuffergeheugen van het "eerst-in, eerst-uit" type met variabele ingang en vaste uitgang.
GB2021823B (en) * 1978-05-30 1983-04-27 Intel Corp Data transfer system
FR2477808A1 (fr) * 1980-03-10 1981-09-11 Konto Ghiorghi Andre Dispositif double compteur de photons, notamment pour la spectrometrie

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5478639A (en) * 1977-12-06 1979-06-22 Toshiba Corp Input/output control unit
JPS5596434U (enExample) * 1978-12-25 1980-07-04
JPS5685130A (en) * 1979-12-12 1981-07-11 Mitsubishi Electric Corp Rom access circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02173856A (ja) * 1988-12-27 1990-07-05 Agency Of Ind Science & Technol バッファ制御方式

Also Published As

Publication number Publication date
JPS642986B2 (enExample) 1989-01-19
DE3479455D1 (en) 1989-09-21
EP0127007B1 (en) 1989-08-16
EP0127007A2 (en) 1984-12-05
EP0127007A3 (en) 1987-05-20

Similar Documents

Publication Publication Date Title
US6728743B2 (en) Modulo remainder generator
JP2674754B2 (ja) バレル・シフタ
JPS59226923A (ja) バスインタ−フエ−ス装置
US3943494A (en) Distributed execution processor
US4225934A (en) Multifunctional arithmetic and logic unit in semiconductor integrated circuit
JPH0652102A (ja) データ転送装置
US5251321A (en) Binary to binary coded decimal and binary coded decimal to binary conversion in a VLSI central processing unit
US4503511A (en) Computing system with multifunctional arithmetic logic unit in single integrated circuit
JPH04362759A (ja) 中央処理装置
JPS6227412B2 (enExample)
US3260840A (en) Variable mode arithmetic circuits with carry select
US3144550A (en) Program-control unit comprising an index register
US6240540B1 (en) Cyclic redundancy check in a computer system
US3328566A (en) Input-output system for a digital computer
US4305138A (en) Stack memory device
US3140464A (en) Central parity checker operating from and into a data transfer bus
US3222506A (en) Variable radix adder and subtractor
JPS6170635A (ja) 丸め制御装置
US8327108B2 (en) Slave and a master device, a system incorporating the devices, and a method of operating the slave device
JPS59229659A (ja) デ−タ処理方式
JPH0588887A (ja) データ処理装置
JPH09292990A (ja) 論理演算ユニット
JPH03198143A (ja) バス・インターフェイス装置およびリード・モディファイ・ライト制御方式
JPH05250498A (ja) 識別子管理機構、および情報処理装置
Berg et al. Serial adders with overflow correction