JPS59205844A - デジタル位相同期回路 - Google Patents

デジタル位相同期回路

Info

Publication number
JPS59205844A
JPS59205844A JP58080352A JP8035283A JPS59205844A JP S59205844 A JPS59205844 A JP S59205844A JP 58080352 A JP58080352 A JP 58080352A JP 8035283 A JP8035283 A JP 8035283A JP S59205844 A JPS59205844 A JP S59205844A
Authority
JP
Japan
Prior art keywords
decoder
timing
clock
counter
correction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58080352A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0147063B2 (enrdf_load_stackoverflow
Inventor
Junichi Asada
浅田　淳一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58080352A priority Critical patent/JPS59205844A/ja
Publication of JPS59205844A publication Critical patent/JPS59205844A/ja
Publication of JPH0147063B2 publication Critical patent/JPH0147063B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58080352A 1983-05-09 1983-05-09 デジタル位相同期回路 Granted JPS59205844A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58080352A JPS59205844A (ja) 1983-05-09 1983-05-09 デジタル位相同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58080352A JPS59205844A (ja) 1983-05-09 1983-05-09 デジタル位相同期回路

Publications (2)

Publication Number Publication Date
JPS59205844A true JPS59205844A (ja) 1984-11-21
JPH0147063B2 JPH0147063B2 (enrdf_load_stackoverflow) 1989-10-12

Family

ID=13715855

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58080352A Granted JPS59205844A (ja) 1983-05-09 1983-05-09 デジタル位相同期回路

Country Status (1)

Country Link
JP (1) JPS59205844A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0147063B2 (enrdf_load_stackoverflow) 1989-10-12

Similar Documents

Publication Publication Date Title
JP2909740B2 (ja) 位相整合回路
US5218314A (en) High resolution, multi-frequency digital phase-locked loop
US6239627B1 (en) Clock multiplier using nonoverlapping clock pulses for waveform generation
CA1294334C (en) Digital data separator
KR860000093B1 (ko) 샘플링 펄스 발생기
JPS59205844A (ja) デジタル位相同期回路
JP2001230824A (ja) データ受信方式
JPH03291033A (ja) 和分復号回路
US6377647B1 (en) PLL circuit
JPH07326963A (ja) デジタルｐｌｌ回路
US4327442A (en) Clock recovery device
JP2891814B2 (ja) ディジタルｐｌｌ回路
JPS60224346A (ja) 同期クロツク発生回路
JPH06152579A (ja) ジッタ抑制回路
KR0162461B1 (ko) 저주파수에 적합한 전폭 디지탈 피엘엘
JP2514819B2 (ja) 搬送波再生装置
GB2390000A (en) Frame Boundary Discriminator to Remove Jitter
KR950007458B1 (ko) 클럭동기회로
JPH1155235A (ja) デジタル通信装置
JPH0983354A (ja) Ｄｐｌｌ回路
JPS60247343A (ja) 同期クロツク発生回路
JPH0529924A (ja) ９分周回路
JPH03255743A (ja) ビット同期回路
JPH09130235A (ja) ディジタルｐｌｌ回路
KR940017219A (ko) 클럭보정 기능을 가진 분주회로