JPS59188959A - 半導体集積回路装置及びマイクロコンピュータ - Google Patents

半導体集積回路装置及びマイクロコンピュータ

Info

Publication number
JPS59188959A
JPS59188959A JP58064104A JP6410483A JPS59188959A JP S59188959 A JPS59188959 A JP S59188959A JP 58064104 A JP58064104 A JP 58064104A JP 6410483 A JP6410483 A JP 6410483A JP S59188959 A JPS59188959 A JP S59188959A
Authority
JP
Japan
Prior art keywords
output
buffer
semiconductor integrated
integrated circuit
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58064104A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0471279B2 (https=
Inventor
Hideo Maejima
前島　英雄
Ikuro Masuda
郁朗 増田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58064104A priority Critical patent/JPS59188959A/ja
Publication of JPS59188959A publication Critical patent/JPS59188959A/ja
Publication of JPH0471279B2 publication Critical patent/JPH0471279B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Static Random-Access Memory (AREA)
  • Microcomputers (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP58064104A 1983-04-11 1983-04-11 半導体集積回路装置及びマイクロコンピュータ Granted JPS59188959A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58064104A JPS59188959A (ja) 1983-04-11 1983-04-11 半導体集積回路装置及びマイクロコンピュータ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58064104A JPS59188959A (ja) 1983-04-11 1983-04-11 半導体集積回路装置及びマイクロコンピュータ

Publications (2)

Publication Number Publication Date
JPS59188959A true JPS59188959A (ja) 1984-10-26
JPH0471279B2 JPH0471279B2 (https=) 1992-11-13

Family

ID=13248433

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58064104A Granted JPS59188959A (ja) 1983-04-11 1983-04-11 半導体集積回路装置及びマイクロコンピュータ

Country Status (1)

Country Link
JP (1) JPS59188959A (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62245656A (ja) * 1986-04-18 1987-10-26 Oki Electric Ind Co Ltd 信号処理用ｌｓｉ回路
US4907059A (en) * 1985-01-30 1990-03-06 Kabushiki Kaisha Toshiba Semiconductor bipolar-CMOS inverter

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5698783A (en) * 1980-01-09 1981-08-08 Nippon Telegr & Teleph Corp <Ntt> Semiconductor memory device
JPS59104256U (ja) * 1982-12-29 1984-07-13 松下電器産業株式会社 マイクロコンピユ−タの入出力拡張装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5698783A (en) * 1980-01-09 1981-08-08 Nippon Telegr & Teleph Corp <Ntt> Semiconductor memory device
JPS59104256U (ja) * 1982-12-29 1984-07-13 松下電器産業株式会社 マイクロコンピユ−タの入出力拡張装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4907059A (en) * 1985-01-30 1990-03-06 Kabushiki Kaisha Toshiba Semiconductor bipolar-CMOS inverter
JPS62245656A (ja) * 1986-04-18 1987-10-26 Oki Electric Ind Co Ltd 信号処理用ｌｓｉ回路

Also Published As

Publication number Publication date
JPH0471279B2 (https=) 1992-11-13

Similar Documents

Publication Publication Date Title
JPH05100850A (ja) パイプライン処理装置
US7109779B2 (en) Semiconductor integrated circuit and a burn-in method thereof
US5636161A (en) Eprom bit-line interface for implementing programming, verification and testing
JP2853407B2 (ja) 半導体メモリ
US5329477A (en) Adder circuit having carry signal initializing circuit
US6898101B1 (en) Microcontroller with programmable logic on a single chip
US5696715A (en) Semiconductor memory device having bipolar and field effect transistors and an improved coupling arrangement for logic units or logic blocks
JPS59188959A (ja) 半導体集積回路装置及びマイクロコンピュータ
JP2819951B2 (ja) 半導体記憶装置
US5606709A (en) Register group circuit for data processing system
JP3513158B2 (ja) 半導体集積回路装置
EP0228649A2 (en) CMOS encoder circuit
US5333282A (en) Semiconductor integrated circuit device with at least one bipolar transistor arranged to provide a direct connection between a plurality of MOSFETs
KR100674936B1 (ko) 강화된 파우워를 갖는 반도체 메모리장치 및 이의 파우워강화 방법
US4734592A (en) Interface circuit for data processing system
JPH10134591A (ja) ダィナミックレジスタを含む半導体集積回路
US5033025A (en) On-chip register setting and clearing
US5179678A (en) Address/control signal input circuit for a cache controller which clamps the address/control signals to predetermined logic level clamp signal is received
JP2599960B2 (ja) 出力回路
JP3068382B2 (ja) プログラマブルロジックアレイ
JP2801824B2 (ja) 半導体集積回路装置
WO1992003780A1 (fr) Circuit de registre
JP3886314B2 (ja) データ転送回路及びその回路を用いた半導体集積回路装置
JPH06325575A (ja) 半導体集積回路装置
KR100245095B1 (ko) 반도체 메모리의 출력버퍼