JPS59185425A - デイジタル遅延回路 - Google Patents

デイジタル遅延回路

Info

Publication number
JPS59185425A
JPS59185425A JP58059845A JP5984583A JPS59185425A JP S59185425 A JPS59185425 A JP S59185425A JP 58059845 A JP58059845 A JP 58059845A JP 5984583 A JP5984583 A JP 5984583A JP S59185425 A JPS59185425 A JP S59185425A
Authority
JP
Japan
Prior art keywords
time
circuit
output
memory
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58059845A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0221695B2 (enrdf_load_stackoverflow
Inventor
Yutaka Horii
豊 堀井
Koichi Nagakubo
永久保 弘一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58059845A priority Critical patent/JPS59185425A/ja
Publication of JPS59185425A publication Critical patent/JPS59185425A/ja
Publication of JPH0221695B2 publication Critical patent/JPH0221695B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
JP58059845A 1983-04-05 1983-04-05 デイジタル遅延回路 Granted JPS59185425A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58059845A JPS59185425A (ja) 1983-04-05 1983-04-05 デイジタル遅延回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58059845A JPS59185425A (ja) 1983-04-05 1983-04-05 デイジタル遅延回路

Publications (2)

Publication Number Publication Date
JPS59185425A true JPS59185425A (ja) 1984-10-22
JPH0221695B2 JPH0221695B2 (enrdf_load_stackoverflow) 1990-05-15

Family

ID=13124948

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58059845A Granted JPS59185425A (ja) 1983-04-05 1983-04-05 デイジタル遅延回路

Country Status (1)

Country Link
JP (1) JPS59185425A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6299542B1 (en) 1998-04-15 2001-10-09 Nsk Ltd. Constant velocity joint and rolling bearing unit for wheel
US6368223B1 (en) 1997-07-16 2002-04-09 Nsk Ltd. Rolling bearing unit and constant velocity joint for wheels

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0742951U (ja) * 1993-12-30 1995-08-11 梅子 加藤 弦楽器の自動調弦装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6368223B1 (en) 1997-07-16 2002-04-09 Nsk Ltd. Rolling bearing unit and constant velocity joint for wheels
US6299542B1 (en) 1998-04-15 2001-10-09 Nsk Ltd. Constant velocity joint and rolling bearing unit for wheel

Also Published As

Publication number Publication date
JPH0221695B2 (enrdf_load_stackoverflow) 1990-05-15

Similar Documents

Publication Publication Date Title
JPH0630023A (ja) セル遅延付加回路
JPS6145297A (ja) 電子楽器
KR960005751B1 (ko) 데이타 입출력 회로
JPS59185425A (ja) デイジタル遅延回路
JPH06318189A (ja) 第1のプロセッサに対応する第1のフレームセットを第2のプロセッサに対応する第2のフレームセットへ同期させる方法およびコンピュータ装置
JPS61144577A (ja) 波形メモリ装置
JP3190800B2 (ja) 転送速度切り替え機能付き非同期転送回路
JPS63181515A (ja) 遅延時間自動調整方式
KR930012191B1 (ko) 디지탈 오디오 시스템의 램 어드레스 컨트롤장치
JPS6155686B2 (enrdf_load_stackoverflow)
JP3842329B2 (ja) A/dコンバータ
US5299200A (en) Adaptive interface that automatically adjusts for timing skews caused by signal delays
JPH0664477B2 (ja) 音声合成装置
JPS6073694A (ja) 残響付加装置
JP2596196Y2 (ja) デジタルオシロスコ−プのロ−ル表示方式
JPS61236239A (ja) バス占有制御装置
JPH0387903A (ja) プログラマブルコントローラ
JPH0481196B2 (enrdf_load_stackoverflow)
JPH07162476A (ja) データ送受信方法と装置
JPS61107300A (ja) 信号処理装置
JPS59200328A (ja) デ−タ転送回路を内蔵した中央処理装置
JPS60114052A (ja) デ−タの比較判定装置
JPS58218229A (ja) 遅延時間選定回路
JPH0331898A (ja) 音源とシーケンサの接続機構
JPS59172104A (ja) デイジタル・デ−タ・エンベロ−プ・コントロ−ル回路