JPS59172254A - フラットタイプのセラミックパツケ−ジにおけるリ−ドフレ−ムのろう付け方法およびそのリ−ドフレ−ム - Google Patents

フラットタイプのセラミックパツケ−ジにおけるリ−ドフレ−ムのろう付け方法およびそのリ−ドフレ−ム

Info

Publication number
JPS59172254A
JPS59172254A JP58046879A JP4687983A JPS59172254A JP S59172254 A JPS59172254 A JP S59172254A JP 58046879 A JP58046879 A JP 58046879A JP 4687983 A JP4687983 A JP 4687983A JP S59172254 A JPS59172254 A JP S59172254A
Authority
JP
Japan
Prior art keywords
lead frame
lead
brazing
ceramic package
jig
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58046879A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0358181B2 (cs
Inventor
Mitsunori Ueno
上野　光則
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP58046879A priority Critical patent/JPS59172254A/ja
Publication of JPS59172254A publication Critical patent/JPS59172254A/ja
Publication of JPH0358181B2 publication Critical patent/JPH0358181B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP58046879A 1983-03-19 1983-03-19 フラットタイプのセラミックパツケ−ジにおけるリ−ドフレ−ムのろう付け方法およびそのリ−ドフレ−ム Granted JPS59172254A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58046879A JPS59172254A (ja) 1983-03-19 1983-03-19 フラットタイプのセラミックパツケ−ジにおけるリ−ドフレ−ムのろう付け方法およびそのリ−ドフレ−ム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58046879A JPS59172254A (ja) 1983-03-19 1983-03-19 フラットタイプのセラミックパツケ−ジにおけるリ−ドフレ−ムのろう付け方法およびそのリ−ドフレ−ム

Publications (2)

Publication Number Publication Date
JPS59172254A true JPS59172254A (ja) 1984-09-28
JPH0358181B2 JPH0358181B2 (cs) 1991-09-04

Family

ID=12759639

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58046879A Granted JPS59172254A (ja) 1983-03-19 1983-03-19 フラットタイプのセラミックパツケ−ジにおけるリ−ドフレ−ムのろう付け方法およびそのリ−ドフレ−ム

Country Status (1)

Country Link
JP (1) JPS59172254A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63310143A (ja) * 1987-06-12 1988-12-19 Ibiden Co Ltd 黒鉛製治具

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63310143A (ja) * 1987-06-12 1988-12-19 Ibiden Co Ltd 黒鉛製治具

Also Published As

Publication number Publication date
JPH0358181B2 (cs) 1991-09-04

Similar Documents

Publication Publication Date Title
DE69018846T2 (de) Keramische Packung vom Halbleiteranordnungstyp und Verfahren zum Zusammensetzen derselben.
JP2806328B2 (ja) 樹脂封止型半導体装置およびその製造方法
JPS62209843A (ja) 電子回路のハウジング
JPS59172254A (ja) フラットタイプのセラミックパツケ−ジにおけるリ−ドフレ−ムのろう付け方法およびそのリ−ドフレ−ム
JPS62205653A (ja) リ−ドフレ−ムおよび半導体装置の製造方法
US4626206A (en) Apparatus for integrated circuit assembly operations
JP3049948B2 (ja) パッケージの製造方法
JPH0219964Y2 (cs)
JP3109267B2 (ja) 放熱板付リードフレームとそれを用いた半導体装置
JPH0555406A (ja) セラミツクパツケージの製造方法
JPH04303957A (ja) セラミックパッケージ用リードフレーム
JPH0140514B2 (cs)
JP2858224B2 (ja) 半導体用パッケージの位置決め治具および方法
JP2003068800A (ja) 保持治具
JPH02501179A (ja) セラミック集積回路パッケージのリードを整列するシステム
JPH03194958A (ja) 集積回路用パッケージ
JPS62198140A (ja) 半導体装置
JPH0945843A (ja) 半導体装置
JPH01115153A (ja) 半導体パッケージ用植設配列リードピン及び半導体パッケージ用植設配列リードピンを用いた半導体パッケージの製造方法
JPH04352347A (ja) 半導体装置用パッケージ
JPS5824940B2 (ja) ハンドウタイソシノジツソウホウホウ
JPS6062145A (ja) 混成集積回路の製造方法
JPH0855950A (ja) リード端子接合治具とパッケージ基体の固定方法
JPH02264458A (ja) リードフレーム
JPH07288294A (ja) リードガイドとセラミックパッケージの製造方法