JPS5917091U - data transfer system - Google Patents

data transfer system

Info

Publication number
JPS5917091U
JPS5917091U JP11310182U JP11310182U JPS5917091U JP S5917091 U JPS5917091 U JP S5917091U JP 11310182 U JP11310182 U JP 11310182U JP 11310182 U JP11310182 U JP 11310182U JP S5917091 U JPS5917091 U JP S5917091U
Authority
JP
Japan
Prior art keywords
error correction
data
speed storage
data transfer
transfer system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11310182U
Other languages
Japanese (ja)
Inventor
金子　由雄
Original Assignee
横河電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 横河電機株式会社 filed Critical 横河電機株式会社
Priority to JP11310182U priority Critical patent/JPS5917091U/en
Publication of JPS5917091U publication Critical patent/JPS5917091U/en
Pending legal-status Critical Current

Links

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第１図は本考案に係るシステム例を示すブロック図、第
２図は本考案で用いる高速記憶装置部Ｆの要部の具体例
を示すブロック図、第３図は本考案で用いる低速記憶装
置部Ｓの要部の具体例を示すブロック図である。 Ｆ・・・高速記憶装置部、Ｓ・・・低速記憶装置部、Ｃ
・・・処理装置部、Ｌｌ・・二データバス、Ｌ２・・・
制御線、　５ＥＬＩ、２・・・セレクタ、ＢＭＩ、８Ｍ
２・・・バッファメモリ、ＣＴＬ・・・制御部、ＭＴ・
・・磁気テープ装置、ＥＲＲｌ　、　ＥＲＲ２、ＥＲＲ
３・・・エラー検出回路、ＥＲＣ・・・エラー修正回路
。FIG. 1 is a block diagram showing an example of a system according to the present invention, FIG. 2 is a block diagram showing a specific example of the main parts of the high-speed storage unit F used in the present invention, and FIG. 3 is a low-speed storage device used in the present invention. FIG. 2 is a block diagram showing a specific example of the main parts of section S. FIG. F...High speed storage unit, S...Low speed storage unit, C
...Processing device section, Ll...Second data bus, L2...
Control line, 5ELI, 2...Selector, BMI, 8M
2... Buffer memory, CTL... Control unit, MT.
...Magnetic tape device, ERRl, ERR2, ERR
3...Error detection circuit, ERC...Error correction circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] データ転送速度が異なる記憶装置間でエラー修正コード
が付加されたデータの転送を行うように構成されたデー
タ転送システムにおいて、読み出されるデータのエラー
を検出してエラー修正コードに基づいてエラー修正情報
を送出するエラー検出回路を有する高速記憶装置部と、
格納された全データが転送されることにより各記憶装置
との接続が相補的に切り換えられる２個のバッファメモ
リ及び高速記憶装置部から送出されるエラー修正情報に
基づいてエラー修正を行うエラー修正回路を有する低速
記憶装置部とからなり、一方のバッファメモリに高速記
憶装置から転送されるデータをエラー修正回路により修
正を行いながら格納すると共に他方のバッファメモリに
格納されたデータを低速記憶装置に転送することを特徴
とするデータ転送システム。In a data transfer system configured to transfer data with an error correction code added between storage devices with different data transfer speeds, an error in read data is detected and error correction information is transmitted based on the error correction code. a high-speed storage unit having an error detection circuit for transmitting;
An error correction circuit that corrects errors based on error correction information sent from two buffer memories and a high-speed storage unit whose connections with each storage device are switched in a complementary manner by transferring all stored data. The data transferred from the high-speed storage device is stored in one buffer memory while being corrected by an error correction circuit, and the data stored in the other buffer memory is transferred to the low-speed storage device. A data transfer system characterized by:
JP11310182U 1982-07-26 1982-07-26 data transfer system Pending JPS5917091U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11310182U JPS5917091U (en) 1982-07-26 1982-07-26 data transfer system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11310182U JPS5917091U (en) 1982-07-26 1982-07-26 data transfer system

Publications (1)

Publication Number Publication Date
JPS5917091U true JPS5917091U (en) 1984-02-01

Family

ID=30261940

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11310182U Pending JPS5917091U (en) 1982-07-26 1982-07-26 data transfer system

Country Status (1)

Country Link
JP (1) JPS5917091U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62123672A (en) * 1985-11-25 1987-06-04 松下電工株式会社 Wiring appliance

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62123672A (en) * 1985-11-25 1987-06-04 松下電工株式会社 Wiring appliance
JPH0557715B2 (en) * 1985-11-25 1993-08-24 Matsushita Electric Works Ltd

Similar Documents

Publication Publication Date Title
JPS5917091U (en) data transfer system
JPS5917090U (en) data transfer system
JPS61165170A (en) Bus controlling system
JPH069036B2 (en) I / O controller
JPS6117478Y2 (en)
JPS58121200A (en) Data buffer diagnosing system
JPS6016400U (en) First-in, first-out buffer malfunction detection circuit
JPS60131055U (en) memory device
JPS63223946A (en) Data memory system
JPS5937643U (en) Data recording device
JPS58123650U (en) Line scanning communication control device
JPH034942B2 (en)
JPS6048566A (en) Memory bus access system
JPS6047359U (en) data transmission equipment
JPS58114261A (en) Data transferring device
JPS6349957A (en) Common bus control system
JPS59195756A (en) Data transfer system
JPS62264355A (en) Information processor
JPS5990150A (en) Double structure method of input and output device
JPS61250761A (en) Command conversion circuit
JPH01114960A (en) Direct memory access control circuit
JPS6379151A (en) Disk cache device
JPS60144148U (en) Storage device
JPH03286355A (en) Microcomputer
JPH05298133A (en) Data transfer device