JPS58123650U - Line scanning communication control device - Google Patents
Line scanning communication control deviceInfo
- Publication number
- JPS58123650U JPS58123650U JP1982018505U JP1850582U JPS58123650U JP S58123650 U JPS58123650 U JP S58123650U JP 1982018505 U JP1982018505 U JP 1982018505U JP 1850582 U JP1850582 U JP 1850582U JP S58123650 U JPS58123650 U JP S58123650U
- Authority
- JP
- Japan
- Prior art keywords
- processing
- control device
- communication control
- data
- line scanning
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
- Communication Control (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は、通信制御装置の論理構成図１、第２図は、そ
のプログラム処理フロー図である。
１・・・・・・通信制御装置、２・・曲通信バッファ、
３・・・・・・シフトレジスタ、４・・・・・・データ
レジスタ、５・・・・・・エラー検出回路、６・・・・
・・データ処理ルーチン（正常時）。FIG. 1 is a logical configuration diagram of a communication control device, and FIG. 2 is a program processing flow diagram thereof. 1... Communication control device, 2... Song communication buffer,
3...Shift register, 4...Data register, 5...Error detection circuit, 6...
...Data processing routine (normal condition).
Claims (1)
チンで行なわせるために、データ処理要求信号をインヒ
ビットする回路を設け、データ処理要求がない場合と同
等に処理することにより、データ異常が発生してい′な
い正常動作時のデータ通信処理ステップ数を削減するよ
うにしたことを特徴とする回縁走査方式通信制御装置。In order to perform abnormality determination and processing using a processing routine other than normal data processing, a circuit is provided to inhibit the data processing request signal, and processing is performed in the same way as when no data processing request is made, thereby preventing data abnormalities from occurring. 1. An edge scanning type communication control device, characterized in that the number of data communication processing steps during normal operation is reduced.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1982018505U JPS58123650U (en) | 1982-02-15 | 1982-02-15 | Line scanning communication control device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1982018505U JPS58123650U (en) | 1982-02-15 | 1982-02-15 | Line scanning communication control device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS58123650U true JPS58123650U (en) | 1983-08-23 |
Family
ID=30030757
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1982018505U Pending JPS58123650U (en) | 1982-02-15 | 1982-02-15 | Line scanning communication control device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58123650U (en) |
-
1982
- 1982-02-15 JP JP1982018505U patent/JPS58123650U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61338U (en) | decoding device | |
| JPS58123650U (en) | Line scanning communication control device | |
| JPS59113837U (en) | Graphic output device | |
| JPS60100849U (en) | Check circuit of data processing equipment | |
| JPS6119857U (en) | Output port control circuit | |
| JPS5851333U (en) | Program processing device | |
| JPS6011547U (en) | modem | |
| JPS5851303U (en) | process control system | |
| JPS6034644U (en) | electronic equipment | |
| JPS5917091U (en) | data transfer system | |
| JPS58114654U (en) | Image signal error control device | |
| JPS5832539U (en) | Interrupt control circuit | |
| JPS59138928U (en) | process output circuit | |
| JPS5945639U (en) | data transfer control device | |
| JPS5881800U (en) | information processing equipment | |
| JPS5881654U (en) | arithmetic processing unit | |
| JPS60144148U (en) | Storage device | |
| JPS6122044U (en) | Copy machine control device | |
| JPS5917090U (en) | data transfer system | |
| JPS5846193U (en) | logic input circuit | |
| JPS59122625U (en) | Error detection circuit for digital input device | |
| JPS6065843U (en) | Memory address expansion circuit | |
| JPS59125798U (en) | Memory protection control device for data processing systems | |
| JPS59108942U (en) | Computer system self-diagnosis device | |
| JPS60166049U (en) | Failure detection device for digital AC output circuit |