JPS59158656A - 直列デ−タ送信装置 - Google Patents

直列デ−タ送信装置

Info

Publication number
JPS59158656A
JPS59158656A JP58033547A JP3354783A JPS59158656A JP S59158656 A JPS59158656 A JP S59158656A JP 58033547 A JP58033547 A JP 58033547A JP 3354783 A JP3354783 A JP 3354783A JP S59158656 A JPS59158656 A JP S59158656A
Authority
JP
Japan
Prior art keywords
signal
data
clear
input
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58033547A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0412663B2 (cs
Inventor
Masataka Mihara
三原　正隆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58033547A priority Critical patent/JPS59158656A/ja
Publication of JPS59158656A publication Critical patent/JPS59158656A/ja
Publication of JPH0412663B2 publication Critical patent/JPH0412663B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L13/00—Details of the apparatus or circuits covered by groups H04L15/00 or H04L17/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
  • Selective Calling Equipment (AREA)
JP58033547A 1983-03-01 1983-03-01 直列デ−タ送信装置 Granted JPS59158656A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58033547A JPS59158656A (ja) 1983-03-01 1983-03-01 直列デ−タ送信装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58033547A JPS59158656A (ja) 1983-03-01 1983-03-01 直列デ−タ送信装置

Publications (2)

Publication Number Publication Date
JPS59158656A true JPS59158656A (ja) 1984-09-08
JPH0412663B2 JPH0412663B2 (cs) 1992-03-05

Family

ID=12389586

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58033547A Granted JPS59158656A (ja) 1983-03-01 1983-03-01 直列デ−タ送信装置

Country Status (1)

Country Link
JP (1) JPS59158656A (cs)

Also Published As

Publication number Publication date
JPH0412663B2 (cs) 1992-03-05

Similar Documents

Publication Publication Date Title
EP0135879A2 (en) Interface circuit and method for connecting a memory controller with a synchronous or an asynchronous bus system
US20050125590A1 (en) PCI express switch
JPS59140536A (ja) 複数個の端末装置に接続された非同期バスと同期バスとの間の２方向デ−タ転送を制御し、各端末装置はそれ自身の同期信号を前記同期バスに送る並列インタフエ−ス
JPS6142049A (ja) デ−タ処理システム
JPS6054063A (ja) デ−タ転送システム
JPS58176767A (ja) 端末制御装置
US3311891A (en) Recirculating memory device with gated inputs
JPS59158656A (ja) 直列デ−タ送信装置
JPS6135580B2 (cs)
JPH0412662B2 (cs)
JP2616490B2 (ja) 共有データ蓄積方式
JPH0528037A (ja) バツフア管理方式
JPH10340596A (ja) データ記憶装置および半導体記憶装置
JPH10105375A (ja) 非同期ｆｉｆｏバッファ装置
SU1256034A1 (ru) Устройство дл сопр жени двух ЭВМ с общей пам тью
JPS61262870A (ja) バス制御方式
JPS5914193A (ja) メモリ回路
JPH034938B2 (cs)
JPS59117653A (ja) 外部記憶制御装置
JPS6015976B2 (ja) 情報を選択的に交換する装置
JPS61153730A (ja) デ−タバツフア装置
JPH08204732A (ja) データ転送方式
JPH0520165A (ja) システムバス制御装置
JPH01154389A (ja) メモリ装置
JPS59188753A (ja) パリテイ生成方法