JPS59146326A - チヤネル装置の制御方式 - Google Patents

チヤネル装置の制御方式

Info

Publication number
JPS59146326A
JPS59146326A JP2015583A JP2015583A JPS59146326A JP S59146326 A JPS59146326 A JP S59146326A JP 2015583 A JP2015583 A JP 2015583A JP 2015583 A JP2015583 A JP 2015583A JP S59146326 A JPS59146326 A JP S59146326A
Authority
JP
Japan
Prior art keywords
microprogram
channel device
program
data transfer
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015583A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0145657B2 (enrdf_load_stackoverflow
Inventor
Masao Koyabu
小薮　正夫
Seiichi Shimizu
誠一 清水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2015583A priority Critical patent/JPS59146326A/ja
Publication of JPS59146326A publication Critical patent/JPS59146326A/ja
Publication of JPH0145657B2 publication Critical patent/JPH0145657B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Multi Processors (AREA)
JP2015583A 1983-02-09 1983-02-09 チヤネル装置の制御方式 Granted JPS59146326A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2015583A JPS59146326A (ja) 1983-02-09 1983-02-09 チヤネル装置の制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015583A JPS59146326A (ja) 1983-02-09 1983-02-09 チヤネル装置の制御方式

Publications (2)

Publication Number Publication Date
JPS59146326A true JPS59146326A (ja) 1984-08-22
JPH0145657B2 JPH0145657B2 (enrdf_load_stackoverflow) 1989-10-04

Family

ID=12019262

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015583A Granted JPS59146326A (ja) 1983-02-09 1983-02-09 チヤネル装置の制御方式

Country Status (1)

Country Link
JP (1) JPS59146326A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6174047A (ja) * 1984-09-18 1986-04-16 Fujitsu Ltd チヤネルリセツト処理方式
JPS61118858A (ja) * 1984-11-15 1986-06-06 Fujitsu Ltd チヤネル制御方式
US5641054A (en) * 1992-07-07 1997-06-24 Ebara Corporation Magnetic levitation conveyor apparatus

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6174047A (ja) * 1984-09-18 1986-04-16 Fujitsu Ltd チヤネルリセツト処理方式
JPS61118858A (ja) * 1984-11-15 1986-06-06 Fujitsu Ltd チヤネル制御方式
US5641054A (en) * 1992-07-07 1997-06-24 Ebara Corporation Magnetic levitation conveyor apparatus

Also Published As

Publication number Publication date
JPH0145657B2 (enrdf_load_stackoverflow) 1989-10-04

Similar Documents

Publication Publication Date Title
US5287486A (en) DMA controller using a programmable timer, a transfer counter and an or logic gate to control data transfer interrupts
JPS59146326A (ja) チヤネル装置の制御方式
JPS634219B2 (enrdf_load_stackoverflow)
JP2533886B2 (ja) デ―タ転送方式
JP2679440B2 (ja) 情報処理装置
JP2602975B2 (ja) 調歩同期式通信における受信制御装置
JPS5569834A (en) Data transfer controller
JPS5679357A (en) Control unit having hierarchical processor and memory
JPS6294042A (ja) 通信制御装置
JPS6041786B2 (ja) 割込制御システム
JPS6161432B2 (enrdf_load_stackoverflow)
JPS6019023B2 (ja) デ−タ処理装置
JPS5728465A (en) Communication controller
JPS61250766A (ja) メモリアクセス制御方式
JPS61183764A (ja) ダイレクトメモリアクセス制御方式
JPS616754A (ja) ダイレクト・メモリ・アクセス転送方式
JPH0120782B2 (enrdf_load_stackoverflow)
JPS59223876A (ja) コンピユ−タ・ネツトワ−ク
JPS58191002A (ja) プラントコントロ−ラの演算処理装置
JPH01292451A (ja) 情報処理装置
JPS63206850A (ja) デ−タ処理方式
JPS55108068A (en) Memory control system
JPH04352058A (ja) Ｄｍａ高速データ転送制御方式
JPS61183765A (ja) デ−タ転送制御方式
JPH06214938A (ja) Ｄｍａ制御回路