JPS59135696A - 半導体記憶装置 - Google Patents

半導体記憶装置

Info

Publication number
JPS59135696A
JPS59135696A JP58011178A JP1117883A JPS59135696A JP S59135696 A JPS59135696 A JP S59135696A JP 58011178 A JP58011178 A JP 58011178A JP 1117883 A JP1117883 A JP 1117883A JP S59135696 A JPS59135696 A JP S59135696A
Authority
JP
Japan
Prior art keywords
circuit
cas
signal
cab
ext
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58011178A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0248997B2 (enrdf_load_html_response
Inventor
Kazuyasu Fujishima
一康 藤島
Kazuhiro Shimotori
下酉　和博
Hideyuki Ozaki
尾崎　英之
Hideji Miyatake
秀司 宮武
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP58011178A priority Critical patent/JPS59135696A/ja
Priority to US06/568,138 priority patent/US4586167A/en
Publication of JPS59135696A publication Critical patent/JPS59135696A/ja
Publication of JPH0248997B2 publication Critical patent/JPH0248997B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045—Read-write mode select circuits

Landscapes

  • Static Random-Access Memory (AREA)
JP58011178A 1983-01-24 1983-01-24 半導体記憶装置 Granted JPS59135696A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP58011178A JPS59135696A (ja) 1983-01-24 1983-01-24 半導体記憶装置
US06/568,138 US4586167A (en) 1983-01-24 1984-01-04 Semiconductor memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58011178A JPS59135696A (ja) 1983-01-24 1983-01-24 半導体記憶装置

Publications (2)

Publication Number Publication Date
JPS59135696A true JPS59135696A (ja) 1984-08-03
JPH0248997B2 JPH0248997B2 (enrdf_load_html_response) 1990-10-26

Family

ID=11770802

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58011178A Granted JPS59135696A (ja) 1983-01-24 1983-01-24 半導体記憶装置

Country Status (1)

Country Link
JP (1) JPS59135696A (enrdf_load_html_response)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0180895A3 (en) * 1984-10-29 1988-02-10 Nec Corporation Memory circuit with improved power-down control
JPH0266795A (ja) * 1988-08-31 1990-03-06 Mitsubishi Electric Corp 半導体メモリ装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS581891A (ja) * 1982-04-23 1983-01-07 Hitachi Ltd モノリシツク記憶装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS581891A (ja) * 1982-04-23 1983-01-07 Hitachi Ltd モノリシツク記憶装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0180895A3 (en) * 1984-10-29 1988-02-10 Nec Corporation Memory circuit with improved power-down control
JPH0266795A (ja) * 1988-08-31 1990-03-06 Mitsubishi Electric Corp 半導体メモリ装置

Also Published As

Publication number Publication date
JPH0248997B2 (enrdf_load_html_response) 1990-10-26

Similar Documents

Publication Publication Date Title
US4675850A (en) Semiconductor memory device
JPS59135695A (ja) 半導体記憶装置
US20010027507A1 (en) Multiplexed data transfer arrangement including a multi-phase signal generator for latency control
US4125878A (en) Memory circuit
US6556494B2 (en) High frequency range four bit prefetch output data path
JP2000235796A (ja) 半導体装置
TWI276111B (en) Method and circuit for controlling operation mode of PSRAM
JPH03160688A (ja) 制御回路プリチャージ回路
JPS62226498A (ja) 半導体記憶装置
JP3800463B2 (ja) 同期型半導体メモリ装置
JPS59135696A (ja) 半導体記憶装置
JPH10172283A (ja) 半導体記憶装置及びシステム
Abbott et al. A 4K MOS dynamic random-access memory
JPH05210980A (ja) メモリ装置
JPH0427636B2 (enrdf_load_html_response)
JPH0745069A (ja) 半導体記憶装置
JPH0249509B2 (enrdf_load_html_response)
JPH0887879A (ja) 半導体記憶装置
JPS59135694A (ja) 半導体記憶装置
JP2937205B2 (ja) 高速動作が可能なアドレスデコーダを有する半導体記憶装置
JPH02146188A (ja) 同期式スタティックランダムアクセスメモリ
JPS5862885A (ja) 半導体記憶装置
JPH08180677A (ja) 半導体装置
JPS597159B2 (ja) メモリ回路
KR100624297B1 (ko) 반도체 메모리 장치의 소프트웨어 레지스터 업데이트 방법및 회로