JPS5912650A - ビタ−ビ復号器の同期回路 - Google Patents
ビタ−ビ復号器の同期回路Info
- Publication number
- JPS5912650A JPS5912650A JP57120944A JP12094482A JPS5912650A JP S5912650 A JPS5912650 A JP S5912650A JP 57120944 A JP57120944 A JP 57120944A JP 12094482 A JP12094482 A JP 12094482A JP S5912650 A JPS5912650 A JP S5912650A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- output
- circuit
- terminal
- metric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/33—Synchronisation based on error coding or decoding
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57120944A JPS5912650A (ja) | 1982-07-12 | 1982-07-12 | ビタ−ビ復号器の同期回路 |
| US06/511,774 US4527279A (en) | 1982-07-12 | 1983-07-06 | Synchronization circuit for a Viterbi decoder |
| GB08318596A GB2123655B (en) | 1982-07-12 | 1983-07-08 | Synchronization circuit for a viterbi decoder |
| FR838311533A FR2530095B1 (fr) | 1982-07-12 | 1983-07-11 | Circuit de synchronisation pour decodeur viterbi |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57120944A JPS5912650A (ja) | 1982-07-12 | 1982-07-12 | ビタ−ビ復号器の同期回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5912650A true JPS5912650A (ja) | 1984-01-23 |
| JPH0312505B2 JPH0312505B2 (enrdf_load_stackoverflow) | 1991-02-20 |
Family
ID=14798828
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57120944A Granted JPS5912650A (ja) | 1982-07-12 | 1982-07-12 | ビタ−ビ復号器の同期回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5912650A (enrdf_load_stackoverflow) |
-
1982
- 1982-07-12 JP JP57120944A patent/JPS5912650A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0312505B2 (enrdf_load_stackoverflow) | 1991-02-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6356728B2 (enrdf_load_stackoverflow) | ||
| JPH0824270B2 (ja) | たたみ込み符号器および最尤復号器 | |
| US4527279A (en) | Synchronization circuit for a Viterbi decoder | |
| JP2755045B2 (ja) | ビタビ復号器 | |
| KR100648742B1 (ko) | 직렬 통신 시스템 및 방법과, 송신 장치 및 수신 장치 | |
| EP0603824B1 (en) | Method of and circuit for detecting synchronism in viterbi decoder | |
| JPS5912650A (ja) | ビタ−ビ復号器の同期回路 | |
| JP2786342B2 (ja) | ビタビ復号器 | |
| US7170431B2 (en) | Data transmitting circuit and method based on differential value data encoding | |
| JP3304631B2 (ja) | ビタビ復号方法及びビタビ復号装置 | |
| JPS61292434A (ja) | バツフアメモリ | |
| JP2834246B2 (ja) | 相関符号伝送システム | |
| JPS5912649A (ja) | ビタ−ビ復号器の同期回路 | |
| JPH02170726A (ja) | ビタビ復号回路 | |
| CN101373974B (zh) | 一种编码方法及装置 | |
| JPS5912647A (ja) | ビタ−ビ復号器の同期回路 | |
| JPS5912648A (ja) | ビタ−ビ復号器の同期回路 | |
| JP2803627B2 (ja) | 畳込み復号化回路 | |
| JPS5912651A (ja) | ビタ−ビ復号器の同期回路 | |
| JPS5912652A (ja) | ビタ−ビ復号器の同期回路 | |
| JPH01291526A (ja) | ビタビ復号器 | |
| JPH07226688A (ja) | 誤り訂正復号装置 | |
| JPS63129714A (ja) | ビタビ復号器 | |
| JPH0783280B2 (ja) | 誤り訂正装置 | |
| JPS63197151A (ja) | シリアルデ−タ転送方式 |