JPS5912648A - ビタ−ビ復号器の同期回路 - Google Patents

ビタ−ビ復号器の同期回路

Info

Publication number
JPS5912648A
JPS5912648A JP57120942A JP12094282A JPS5912648A JP S5912648 A JPS5912648 A JP S5912648A JP 57120942 A JP57120942 A JP 57120942A JP 12094282 A JP12094282 A JP 12094282A JP S5912648 A JPS5912648 A JP S5912648A
Authority
JP
Japan
Prior art keywords
terminal
signal
phase
output
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57120942A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0160977B2 (enrdf_load_stackoverflow
Inventor
Yutaka Yasuda
豊 安田
Yasuo Hirata
康夫 平田
Shuji Murakami
修司 村上
Katsuhiro Nakamura
勝洋 中村
Yukitsuna Furuya
之綱 古谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
KDDI Corp
Original Assignee
Kokusai Denshin Denwa KK
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kokusai Denshin Denwa KK, NEC Corp, Nippon Electric Co Ltd filed Critical Kokusai Denshin Denwa KK
Priority to JP57120942A priority Critical patent/JPS5912648A/ja
Priority to US06/511,503 priority patent/US4578800A/en
Priority to GB08318595A priority patent/GB2123654B/en
Priority to FR838311534A priority patent/FR2530096B1/fr
Publication of JPS5912648A publication Critical patent/JPS5912648A/ja
Publication of JPH0160977B2 publication Critical patent/JPH0160977B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/33—Synchronisation based on error coding or decoding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0062—Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57120942A 1982-07-12 1982-07-12 ビタ−ビ復号器の同期回路 Granted JPS5912648A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP57120942A JPS5912648A (ja) 1982-07-12 1982-07-12 ビタ−ビ復号器の同期回路
US06/511,503 US4578800A (en) 1982-07-12 1983-07-06 Synchronization circuit for a Viterbi decoder
GB08318595A GB2123654B (en) 1982-07-12 1983-07-08 Synchronization circuit for a viterbi decoder
FR838311534A FR2530096B1 (fr) 1982-07-12 1983-07-11 Circuit de synchronisation pour decodeur viterbi

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57120942A JPS5912648A (ja) 1982-07-12 1982-07-12 ビタ−ビ復号器の同期回路

Publications (2)

Publication Number Publication Date
JPS5912648A true JPS5912648A (ja) 1984-01-23
JPH0160977B2 JPH0160977B2 (enrdf_load_stackoverflow) 1989-12-26

Family

ID=14798778

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57120942A Granted JPS5912648A (ja) 1982-07-12 1982-07-12 ビタ−ビ復号器の同期回路

Country Status (1)

Country Link
JP (1) JPS5912648A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62213322A (ja) * 1986-03-13 1987-09-19 Nec Corp ビタビ復号器を有する受信機の動作状態監視方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62213322A (ja) * 1986-03-13 1987-09-19 Nec Corp ビタビ復号器を有する受信機の動作状態監視方法

Also Published As

Publication number Publication date
JPH0160977B2 (enrdf_load_stackoverflow) 1989-12-26

Similar Documents

Publication Publication Date Title
US4578800A (en) Synchronization circuit for a Viterbi decoder
US4606027A (en) Error correction apparatus using a Viterbi decoder
US4527279A (en) Synchronization circuit for a Viterbi decoder
JP2717032B2 (ja) ビタビ復号器
JPH0722967A (ja) ビタビ復号器の経路記憶装置
KR100648742B1 (ko) 직렬 통신 시스템 및 방법과, 송신 장치 및 수신 장치
KR100212833B1 (ko) 가변레이트 비터비 복호기
JP3259297B2 (ja) ビタビ復号装置
JP2522142B2 (ja) ビタビ復号器の同期検出方式
US5870413A (en) CRC code generation circuit for generating a CRC code and a code error detection circuit for detecting a code error in a CRC code word
JPS5912648A (ja) ビタ−ビ復号器の同期回路
JPH09266448A (ja) ビタビ復号化装置およびビタビ復号化方法
JP3155728B2 (ja) ビタビ復号信号の同期／非同期の判断方法および装置
US7170431B2 (en) Data transmitting circuit and method based on differential value data encoding
US7102553B2 (en) Signal transmission method and signal transmission device
JPH0123972B2 (enrdf_load_stackoverflow)
JPH038140B2 (enrdf_load_stackoverflow)
JPS61292434A (ja) バツフアメモリ
JPH038141B2 (enrdf_load_stackoverflow)
JPH038142B2 (enrdf_load_stackoverflow)
JP2575854B2 (ja) ビタビ復号回路
JPH0312505B2 (enrdf_load_stackoverflow)
EP0851591B1 (en) Data processor and data processing method
JP2803627B2 (ja) 畳込み復号化回路
JPH02170726A (ja) ビタビ復号回路