JPS59125139A - 送受信回路の診断方式 - Google Patents

送受信回路の診断方式

Info

Publication number
JPS59125139A
JPS59125139A JP57234147A JP23414782A JPS59125139A JP S59125139 A JPS59125139 A JP S59125139A JP 57234147 A JP57234147 A JP 57234147A JP 23414782 A JP23414782 A JP 23414782A JP S59125139 A JPS59125139 A JP S59125139A
Authority
JP
Japan
Prior art keywords
data
parallel
serial
register
conversion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57234147A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6349417B2 (enExample
Inventor
Koji Torii
鳥井 浩治
Yuichi Ito
祐一 伊藤
Hisashi Tanaka
尚志 田中
Mikitaka Murase
村瀬 幹卓
Wataru Kikuchi
亘 菊地
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57234147A priority Critical patent/JPS59125139A/ja
Publication of JPS59125139A publication Critical patent/JPS59125139A/ja
Publication of JPS6349417B2 publication Critical patent/JPS6349417B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2221Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test input/output devices or peripheral units
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751Error or fault detection not based on redundancy
    • G06F11/0763Error or fault detection not based on redundancy by bit configuration check, e.g. of formats or tags

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer And Data Communications (AREA)
  • Dc Digital Transmission (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
JP57234147A 1982-12-31 1982-12-31 送受信回路の診断方式 Granted JPS59125139A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57234147A JPS59125139A (ja) 1982-12-31 1982-12-31 送受信回路の診断方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57234147A JPS59125139A (ja) 1982-12-31 1982-12-31 送受信回路の診断方式

Publications (2)

Publication Number Publication Date
JPS59125139A true JPS59125139A (ja) 1984-07-19
JPS6349417B2 JPS6349417B2 (enExample) 1988-10-04

Family

ID=16966375

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57234147A Granted JPS59125139A (ja) 1982-12-31 1982-12-31 送受信回路の診断方式

Country Status (1)

Country Link
JP (1) JPS59125139A (enExample)

Also Published As

Publication number Publication date
JPS6349417B2 (enExample) 1988-10-04

Similar Documents

Publication Publication Date Title
US7082481B2 (en) Serial peripheral interface (SPI) apparatus with write buffer for improving data throughput
US4573120A (en) I/O Control system for data transmission and reception between central processor and I/O units
JPH0624356B2 (ja) データ転送方式
JPS59125139A (ja) 送受信回路の診断方式
JPS5928745A (ja) 情報転送方式
CN118823911B (zh) 一种门禁系统、接收设备、接收方法及传输系统
JP3351214B2 (ja) 制御情報伝送方法
US7327632B2 (en) Interface circuit
JPS5835284B2 (ja) デ−タバスチェック方式
RU1798806C (ru) Устройство дл распознавани образов
JPS6321932B2 (enExample)
KR950003970B1 (ko) 디지탈 전자교환기의 피시엠 데이타 접속장치
JPS60225265A (ja) 障害診断方式
JPS6093855A (ja) デ−タ伝送装置
SU1387042A1 (ru) Буферное запоминающее устройство
RU2018941C1 (ru) Устройство для сопряжения процессора с памятью
SU1520530A1 (ru) Устройство дл сопр жени ЭВМ с каналом св зи
JP3488250B2 (ja) シリアルデータ通信方式
JPS5820050A (ja) インタフェ−ス変換器の試験方式
SU1056174A1 (ru) Устройство дл вывода информации
KR940003411Y1 (ko) 버스공유 데이타 기록장치
KR0139959B1 (ko) 전자교환기의 티디버스 정합회로
JPH0230220A (ja) シリアル/パラレル変換回路
JPS6086607A (ja) デ−タ・プロセスの順序制御方式
JPH0653998A (ja) デジタルデータ受信方式