JPS59119797A - 多層配線基板 - Google Patents

多層配線基板

Info

Publication number
JPS59119797A
JPS59119797A JP23117582A JP23117582A JPS59119797A JP S59119797 A JPS59119797 A JP S59119797A JP 23117582 A JP23117582 A JP 23117582A JP 23117582 A JP23117582 A JP 23117582A JP S59119797 A JPS59119797 A JP S59119797A
Authority
JP
Japan
Prior art keywords
layer
ground layer
signal
multilayer wiring
signal line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23117582A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0365674B2 (enrdf_load_stackoverflow
Inventor
正己 寺澤
友昭 二口
貴則 久保
泰夫 西口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP23117582A priority Critical patent/JPS59119797A/ja
Publication of JPS59119797A publication Critical patent/JPS59119797A/ja
Publication of JPH0365674B2 publication Critical patent/JPH0365674B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP23117582A 1982-12-25 1982-12-25 多層配線基板 Granted JPS59119797A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23117582A JPS59119797A (ja) 1982-12-25 1982-12-25 多層配線基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23117582A JPS59119797A (ja) 1982-12-25 1982-12-25 多層配線基板

Publications (2)

Publication Number Publication Date
JPS59119797A true JPS59119797A (ja) 1984-07-11
JPH0365674B2 JPH0365674B2 (enrdf_load_stackoverflow) 1991-10-14

Family

ID=16919488

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23117582A Granted JPS59119797A (ja) 1982-12-25 1982-12-25 多層配線基板

Country Status (1)

Country Link
JP (1) JPS59119797A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03102766U (enrdf_load_stackoverflow) * 1990-02-08 1991-10-25

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53138162U (enrdf_load_stackoverflow) * 1977-04-08 1978-11-01
JPS5416284U (enrdf_load_stackoverflow) * 1977-07-04 1979-02-02
JPS55108797A (en) * 1979-02-13 1980-08-21 Hitachi Ltd Circuit board

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53138162U (enrdf_load_stackoverflow) * 1977-04-08 1978-11-01
JPS5416284U (enrdf_load_stackoverflow) * 1977-07-04 1979-02-02
JPS55108797A (en) * 1979-02-13 1980-08-21 Hitachi Ltd Circuit board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03102766U (enrdf_load_stackoverflow) * 1990-02-08 1991-10-25

Also Published As

Publication number Publication date
JPH0365674B2 (enrdf_load_stackoverflow) 1991-10-14

Similar Documents

Publication Publication Date Title
US6765298B2 (en) Substrate pads with reduced impedance mismatch and methods to fabricate substrate pads
US7120031B2 (en) Data processing system comprising ceramic/organic hybrid substrate with embedded capacitors
JP3234556B2 (ja) 回路ボードの信号線路インピーダンスの制御方法及び装置
JP2000507427A (ja) 双方向性、非中実の、インピーダンスが制御された基準平面
US6194979B1 (en) Ball grid array R-C network with high density
JPH08506696A (ja) 遮蔽グリッドを含む回路基板配列およびその構成
JPH1154921A (ja) 多層配線基板
JP5172341B2 (ja) 基板アッセンブリ、多層回路板アッセンブリ、ボール・グリッド・アレーパッケージ、電子アッセンブリ、基板アッセンブリ内の寄生容量を最小にする方法および基板アッセンブリを製造する方法
US7405109B2 (en) Method of fabricating the routing of electrical signals
US5184210A (en) Structure for controlling impedance and cross-talk in a printed circuit substrate
US4675627A (en) High permeability rolled delay line of the coplanar type
JP2009088063A (ja) 半導体装置およびその設計方法
JPS629697A (ja) 配線板
JPS59119797A (ja) 多層配線基板
JPH0137879B2 (enrdf_load_stackoverflow)
JPH0525194B2 (enrdf_load_stackoverflow)
JPH08307063A (ja) 電気回路基板及びその製造方法
JPH03158002A (ja) 半導体装置
JPH09260797A (ja) 配線基板
JPH0774442A (ja) プリント基板
JPH0433396A (ja) 空気層を有するセラミック多層プリント板
JPS61262316A (ja) 電子信号時間遅延装置
JPH0367357B2 (enrdf_load_stackoverflow)
JP2868576B2 (ja) 多層配線基板
US8053352B2 (en) Method and mesh reference structures for implementing Z-axis cross-talk reduction through copper sputtering onto mesh reference planes