JPS59113622A - ステツプアンドリピ−ト方式露光方法 - Google Patents
ステツプアンドリピ−ト方式露光方法Info
- Publication number
- JPS59113622A JPS59113622A JP57223039A JP22303982A JPS59113622A JP S59113622 A JPS59113622 A JP S59113622A JP 57223039 A JP57223039 A JP 57223039A JP 22303982 A JP22303982 A JP 22303982A JP S59113622 A JPS59113622 A JP S59113622A
- Authority
- JP
- Japan
- Prior art keywords
- exposure
- pads
- conductor
- prepared
- connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70475—Stitching, i.e. connecting image fields to produce a device field, the field occupied by a device such as a memory chip, processor chip, CCD, flat panel display
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57223039A JPS59113622A (ja) | 1982-12-21 | 1982-12-21 | ステツプアンドリピ−ト方式露光方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57223039A JPS59113622A (ja) | 1982-12-21 | 1982-12-21 | ステツプアンドリピ−ト方式露光方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59113622A true JPS59113622A (ja) | 1984-06-30 |
| JPS6253938B2 JPS6253938B2 (OSRAM) | 1987-11-12 |
Family
ID=16791881
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57223039A Granted JPS59113622A (ja) | 1982-12-21 | 1982-12-21 | ステツプアンドリピ−ト方式露光方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59113622A (OSRAM) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6247129A (ja) * | 1985-08-26 | 1987-02-28 | Fujitsu Ltd | 半導体装置の製造方法 |
| JPS62147728A (ja) * | 1985-12-23 | 1987-07-01 | Fujitsu Ltd | 露光方法 |
| JPH03116714A (ja) * | 1989-09-28 | 1991-05-17 | Nec Ic Microcomput Syst Ltd | 半導体集積回路素子の製造方法 |
-
1982
- 1982-12-21 JP JP57223039A patent/JPS59113622A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6247129A (ja) * | 1985-08-26 | 1987-02-28 | Fujitsu Ltd | 半導体装置の製造方法 |
| JPS62147728A (ja) * | 1985-12-23 | 1987-07-01 | Fujitsu Ltd | 露光方法 |
| JPH03116714A (ja) * | 1989-09-28 | 1991-05-17 | Nec Ic Microcomput Syst Ltd | 半導体集積回路素子の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6253938B2 (OSRAM) | 1987-11-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109935515B (zh) | 形成图形的方法 | |
| JP2013174728A (ja) | フォトマスク及び半導体装置の製造方法 | |
| US5652163A (en) | Use of reticle stitching to provide design flexibility | |
| JPS59113622A (ja) | ステツプアンドリピ−ト方式露光方法 | |
| KR100281905B1 (ko) | 이종의 정렬 노광장치를 이용한 노광방법 | |
| JP3102384B2 (ja) | 露光方法及び露光用マスク | |
| JPS62102531A (ja) | エツチング方法 | |
| JPH0448715A (ja) | 半導体装置の製造方法 | |
| JPS6317528A (ja) | 半導体装置の製造方法 | |
| JP3237904B2 (ja) | セラミック多層基板の製造方法 | |
| JPS6233580B2 (OSRAM) | ||
| JP3955457B2 (ja) | フォトマスク及びウェハ基板の露光方法 | |
| JPH1140670A (ja) | 半導体装置およびその製造方法 | |
| WO2024016384A1 (zh) | 半导体结构及其形成方法 | |
| KR100281891B1 (ko) | 반도체장치의 배선패턴 형성방법 | |
| KR100515372B1 (ko) | 반도체 소자의 미세 패턴 형성 방법 | |
| JPH02116848A (ja) | フォトマスク | |
| JPS62264052A (ja) | 露光用マスク | |
| JPH09213609A (ja) | 半導体装置の製造方法 | |
| JPS6180835A (ja) | 半導体装置 | |
| JPS63160330A (ja) | マスクアライメントの方法 | |
| JPH05165195A (ja) | ガラスマスク並びに該ガラスマスクを使用した半導体装置の製造方法 | |
| JPH0653107A (ja) | 半導体装置の製造方法 | |
| JP2000114495A (ja) | よりビット線構造及び同構造を製作する方法 | |
| JPS63102237A (ja) | 半導体装置の製造方法 |