JPS59100926A - タイマ回路 - Google Patents

タイマ回路

Info

Publication number
JPS59100926A
JPS59100926A JP57211135A JP21113582A JPS59100926A JP S59100926 A JPS59100926 A JP S59100926A JP 57211135 A JP57211135 A JP 57211135A JP 21113582 A JP21113582 A JP 21113582A JP S59100926 A JPS59100926 A JP S59100926A
Authority
JP
Japan
Prior art keywords
transfer
circuit
timer
time
dma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57211135A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0150927B2 (enrdf_load_stackoverflow
Inventor
Kenzo Nakabashi
中橋　兼三
Mitsuru Kuga
空閑　充
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57211135A priority Critical patent/JPS59100926A/ja
Publication of JPS59100926A publication Critical patent/JPS59100926A/ja
Publication of JPH0150927B2 publication Critical patent/JPH0150927B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Measurement Of Predetermined Time Intervals (AREA)
JP57211135A 1982-11-30 1982-11-30 タイマ回路 Granted JPS59100926A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57211135A JPS59100926A (ja) 1982-11-30 1982-11-30 タイマ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57211135A JPS59100926A (ja) 1982-11-30 1982-11-30 タイマ回路

Publications (2)

Publication Number Publication Date
JPS59100926A true JPS59100926A (ja) 1984-06-11
JPH0150927B2 JPH0150927B2 (enrdf_load_stackoverflow) 1989-11-01

Family

ID=16600963

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57211135A Granted JPS59100926A (ja) 1982-11-30 1982-11-30 タイマ回路

Country Status (1)

Country Link
JP (1) JPS59100926A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080317119A1 (en) * 2005-12-23 2008-12-25 Nxp B.V. Av Renderer Peripheral with Dual Inerrupt Lines for Staggered Interrupts

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080317119A1 (en) * 2005-12-23 2008-12-25 Nxp B.V. Av Renderer Peripheral with Dual Inerrupt Lines for Staggered Interrupts
US8484389B2 (en) * 2005-12-23 2013-07-09 Entropic Communications, Inc. AV renderer peripheral with dual inerrupt lines for staggered interrupts

Also Published As

Publication number Publication date
JPH0150927B2 (enrdf_load_stackoverflow) 1989-11-01

Similar Documents

Publication Publication Date Title
US5640602A (en) Transferring digital data in units of 2 bytes to increase utilization of a 2-byte-wide bus
US5287486A (en) DMA controller using a programmable timer, a transfer counter and an or logic gate to control data transfer interrupts
EP1650673A1 (en) Method and system for creating an extented bit timer on a time processing unit
JPS59100926A (ja) タイマ回路
EP0152094A2 (en) Multiple clock pulse generator
JPS6316711A (ja) タイミング装置
JPS6269352A (ja) マイクロプロセツサ
CN113711191B (zh) 信息处理装置
JPH0240754A (ja) Ｄｍａユニット
SU1182520A1 (ru) Устройство дл контрол интегральных схем
JP2517943B2 (ja) タイマ装置
JPH03188514A (ja) 計数回路
SU1621029A1 (ru) Электронна вычислительна машина дл ускоренной обработки запросов прерываний
KR100192050B1 (ko) 영상 처리 보드의 컨버젼스 측정용 인터럽트 회로
JPS6152725A (ja) タイマカウンタ
JPS6010355A (ja) 中央処理装置の使用率測定方式
JPS6277666A (ja) バツフア回路
JPH0341812A (ja) デューテイ比可変パルス発生回路
JPH02205940A (ja) ウオッチドッグタイマ装置
JP2002344317A (ja) 信号変換回路
JP2000201161A (ja) ア―ビトレ―ション制御回路
JPS6238919A (ja) デ−タ処理装置
JPS6269350A (ja) マイクロプロセツサ
JPH06187065A (ja) クロック切換回路
JPS6314264A (ja) Ｄｍａ処理方式