JPS5878242A - スキヤンアウト方式 - Google Patents

スキヤンアウト方式

Info

Publication number
JPS5878242A
JPS5878242A JP56176419A JP17641981A JPS5878242A JP S5878242 A JPS5878242 A JP S5878242A JP 56176419 A JP56176419 A JP 56176419A JP 17641981 A JP17641981 A JP 17641981A JP S5878242 A JPS5878242 A JP S5878242A
Authority
JP
Japan
Prior art keywords
scan
counter
address
gates
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56176419A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6149698B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Hidekiyo Ozawa
小沢　秀清
Nobuyuki Kikuchi
菊池　伸行
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56176419A priority Critical patent/JPS5878242A/ja
Publication of JPS5878242A publication Critical patent/JPS5878242A/ja
Publication of JPS6149698B2 publication Critical patent/JPS6149698B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318558—Addressing or selecting of subparts of the device under test
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/88—Monitoring involving counting

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP56176419A 1981-11-05 1981-11-05 スキヤンアウト方式 Granted JPS5878242A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56176419A JPS5878242A (ja) 1981-11-05 1981-11-05 スキヤンアウト方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56176419A JPS5878242A (ja) 1981-11-05 1981-11-05 スキヤンアウト方式

Publications (2)

Publication Number Publication Date
JPS5878242A true JPS5878242A (ja) 1983-05-11
JPS6149698B2 JPS6149698B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-10-30

Family

ID=16013360

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56176419A Granted JPS5878242A (ja) 1981-11-05 1981-11-05 スキヤンアウト方式

Country Status (1)

Country Link
JP (1) JPS5878242A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPS6149698B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-10-30

Similar Documents

Publication Publication Date Title
US5173904A (en) Logic circuits systems, and methods having individually testable logic modules
US4860290A (en) Logic circuit having individually testable logic modules
JP4422427B2 (ja) 単一チップシステム及びこのシステムのテスト／デバッグ方法
US4621363A (en) Testing and diagnostic device for digital computers
US5077740A (en) Logic circuit having normal input/output data paths disabled when test data is transferred during macrocell testing
JP2644378B2 (ja) 診断回路
JPH0668732B2 (ja) 情報処理装置のスキヤン方式
JPH06160476A (ja) スキャンパスのテスト制御回路
US5339320A (en) Architecture of circuitry for generating test mode signals
US5515517A (en) Data processing device with test circuit
JP2937326B2 (ja) 論理回路のテスト容易化回路
JPS61155874A (ja) 大規模集積回路の故障検出方法およびそのための装置
JPS60239836A (ja) 論理回路の故障診断方式
US6202185B1 (en) Methods and apparatus for facilitating scan testing of circuitry
JPS5878242A (ja) スキヤンアウト方式
JPS59211146A (ja) スキヤンイン方法
KR100200502B1 (ko) 제이테그 콘트롤러를 이용한 코아로직 콘트롤 및 관찰장치
JP2005283207A (ja) 半導体集積回路装置
JPH0359475A (ja) スキャンイン・アウト方式
US20050289421A1 (en) Semiconductor chip
JPH0358143A (ja) Ｌｓｉのスキャンイン／スキャンアウト論理回路
JPH0389178A (ja) 半導体集積回路
JPH04172266A (ja) スキャンイン・アウト方式
JPH11264854A (ja) 半導体集積回路および半導体集積回路の試験方法
JPH0690265B2 (ja) テスト回路