JPS5873263A - BnZS復号および誤り検出器 - Google Patents
BnZS復号および誤り検出器Info
- Publication number
- JPS5873263A JPS5873263A JP17149781A JP17149781A JPS5873263A JP S5873263 A JPS5873263 A JP S5873263A JP 17149781 A JP17149781 A JP 17149781A JP 17149781 A JP17149781 A JP 17149781A JP S5873263 A JPS5873263 A JP S5873263A
- Authority
- JP
- Japan
- Prior art keywords
- output
- shift register
- circuit
- pulse
- bipolar
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 claims abstract description 41
- 238000006467 substitution reaction Methods 0.000 claims description 12
- 238000006243 chemical reaction Methods 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 9
- 230000005540 biological transmission Effects 0.000 description 6
- 230000000694 effects Effects 0.000 description 3
- 238000000605 extraction Methods 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 3
- 235000014121 butter Nutrition 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000001208 nuclear magnetic resonance pulse sequence Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
- H04L25/4923—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes
- H04L25/4925—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes using balanced bipolar ternary codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17149781A JPS5873263A (ja) | 1981-10-28 | 1981-10-28 | BnZS復号および誤り検出器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17149781A JPS5873263A (ja) | 1981-10-28 | 1981-10-28 | BnZS復号および誤り検出器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5873263A true JPS5873263A (ja) | 1983-05-02 |
JPS642306B2 JPS642306B2 (en, 2012) | 1989-01-17 |
Family
ID=15924190
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17149781A Granted JPS5873263A (ja) | 1981-10-28 | 1981-10-28 | BnZS復号および誤り検出器 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5873263A (en, 2012) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58115961A (ja) * | 1981-12-29 | 1983-07-09 | Fujitsu Ltd | 符号復号回路 |
JPS60121854A (ja) * | 1983-12-05 | 1985-06-29 | Fujitsu Ltd | 誤りパルス検出回路 |
JPS6243920A (ja) * | 1985-08-21 | 1987-02-25 | Fujitsu Ltd | 復号回路 |
CN110637427A (zh) * | 2017-05-15 | 2019-12-31 | 高通股份有限公司 | 用于极性码的有效载荷大小模糊性和误警率降低 |
-
1981
- 1981-10-28 JP JP17149781A patent/JPS5873263A/ja active Granted
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58115961A (ja) * | 1981-12-29 | 1983-07-09 | Fujitsu Ltd | 符号復号回路 |
JPS60121854A (ja) * | 1983-12-05 | 1985-06-29 | Fujitsu Ltd | 誤りパルス検出回路 |
JPS6243920A (ja) * | 1985-08-21 | 1987-02-25 | Fujitsu Ltd | 復号回路 |
CN110637427A (zh) * | 2017-05-15 | 2019-12-31 | 高通股份有限公司 | 用于极性码的有效载荷大小模糊性和误警率降低 |
Also Published As
Publication number | Publication date |
---|---|
JPS642306B2 (en, 2012) | 1989-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6195764B1 (en) | Data encoder/decoder for a high speed serial link | |
US4498174A (en) | Parallel cyclic redundancy checking circuit | |
US3529290A (en) | Nonredundant error detection and correction system | |
EP0237238B1 (en) | Decoder | |
JPS5873263A (ja) | BnZS復号および誤り検出器 | |
US4227184A (en) | Modified Miller Code encoder | |
JPH0357664B2 (en, 2012) | ||
JP3207195B2 (ja) | ゼロ交差点検出器及び検出方法 | |
US4502142A (en) | Apparatus for detecting errors in a digital data stream encoded in a double density code | |
JPH0243820A (ja) | デコーダ | |
SU1732464A1 (ru) | Счетчик импульсов в коде Фибоначчи | |
JP2591113B2 (ja) | ハミング符号化器 | |
JPH0787380B2 (ja) | CMi復号回路 | |
SU1695514A1 (ru) | Декодирующее устройство | |
JPS6334665B2 (en, 2012) | ||
JPS6111492B2 (en, 2012) | ||
JPH0616635B2 (ja) | 誤りパルス検出回路 | |
SU1095397A1 (ru) | Преобразователь двоичного сигнала в балансный п тиуровневый сигнал | |
JPS63158915A (ja) | 復号化回路 | |
SU1383509A1 (ru) | Устройство дл исправлени ошибок | |
SU1441475A1 (ru) | Мажоритарное устройство | |
SU1184014A1 (ru) | Устройство дл контрол посто нной пам ти | |
SU1094151A1 (ru) | Мажоритарное устройство | |
JPS63226142A (ja) | Cビツト・エラ−・カウンタ | |
JPS6367055A (ja) | 符号規則違反検出回路 |