JPS5854419A - クロックストップパルス調整方式 - Google Patents

クロックストップパルス調整方式

Info

Publication number
JPS5854419A
JPS5854419A JP56151437A JP15143781A JPS5854419A JP S5854419 A JPS5854419 A JP S5854419A JP 56151437 A JP56151437 A JP 56151437A JP 15143781 A JP15143781 A JP 15143781A JP S5854419 A JPS5854419 A JP S5854419A
Authority
JP
Japan
Prior art keywords
clock
circuit
stop
signal
tpg
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56151437A
Other languages
English (en)
Japanese (ja)
Other versions
JPS623453B2 (OSRAM
Inventor
Teruo Aizawa
相沢　照男
Minoru Etsuno
越野　実
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56151437A priority Critical patent/JPS5854419A/ja
Publication of JPS5854419A publication Critical patent/JPS5854419A/ja
Publication of JPS623453B2 publication Critical patent/JPS623453B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP56151437A 1981-09-26 1981-09-26 クロックストップパルス調整方式 Granted JPS5854419A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56151437A JPS5854419A (ja) 1981-09-26 1981-09-26 クロックストップパルス調整方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56151437A JPS5854419A (ja) 1981-09-26 1981-09-26 クロックストップパルス調整方式

Publications (2)

Publication Number Publication Date
JPS5854419A true JPS5854419A (ja) 1983-03-31
JPS623453B2 JPS623453B2 (OSRAM) 1987-01-24

Family

ID=15518585

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56151437A Granted JPS5854419A (ja) 1981-09-26 1981-09-26 クロックストップパルス調整方式

Country Status (1)

Country Link
JP (1) JPS5854419A (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6068419A (ja) * 1983-09-24 1985-04-19 Fujitsu Ltd システムクロツク調整方式

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03256854A (ja) * 1990-03-06 1991-11-15 Hoou Kk 食品容器の梱包方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6068419A (ja) * 1983-09-24 1985-04-19 Fujitsu Ltd システムクロツク調整方式

Also Published As

Publication number Publication date
JPS623453B2 (OSRAM) 1987-01-24

Similar Documents

Publication Publication Date Title
EP0131658A1 (en) A synchronisation mechanism for a multiprocessing system
US4800295A (en) Retriggerable monostable multivibrator
JPS5854419A (ja) クロックストップパルス調整方式
US5099180A (en) Ultrasonic motor driving circuit
AU3232700A (en) Method and circuit for receiving dual edge clocked data
US4945767A (en) Method and system for controlling ultrasonic probe operation
TW376546B (en) Method and system for charged particle beam exposure
TW366470B (en) IC card control circuit and the IC card control system
KR960009469B1 (en) Transmission controller of master side between buses with different data array
SU822320A1 (ru) Генератор импульсов
SU1575297A1 (ru) Устройство дл контрол последовательности импульсов
SU903797A1 (ru) Устройство дл допускового контрол временных интервалов
US6861875B2 (en) Combination of a control unit and a logic application, in which the combination is connected to a system clock
SU752338A1 (ru) Устройство дл управлени оперативной пам тью
JPH0746341B2 (ja) セントロニクス型インタ−フエ−ス
SU892689A1 (ru) Селектор импульсов по длительности
SU980269A1 (ru) Формирователь импульсов
JPS6033654A (ja) マイクロプロセツサ間デ−タ転送方式
SU1275776A1 (ru) Преобразователь кода во временной интервал
JPS585022A (ja) 前縁微分回路
SU1432731A1 (ru) Управл емый генератор импульсов
SU984015A1 (ru) Устройство дл преобразовани серии импульсов
SU1115218A1 (ru) Амплитудно-временной анализатор
SU1311005A1 (ru) Селектор импульсов по частоте следовани
JPH0216808A (ja) デューティ制御装置